共 9 条
- [1] [Anonymous], 2014, PROC 1 INT SCI TECHN
- [2] HO CW, 1975, IEEE T CIRCUITS SYST, VCA22, P504, DOI 10.1109/TCS.1975.1084079
- [3] Multi-level order reduction with nonlinear port constraints [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1485 - 1488
- [4] Model order reduction with parametric port formulation [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (04): : 763 - 775
- [5] Nassif SR, 2008, ASIA S PACIF DES AUT, P317
- [7] Odabasioglu A., 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051), P214, DOI 10.1109/ICCAD.1999.810652
- [9] Zhang RJ, 2014, CONF PROC INT SYMP C, P373, DOI 10.1109/ISCA.2014.6853199