Characteristics of the Series Resistance Extracted From Si Nanowire FETs Using the Y-Function Technique

被引:23
作者
Baek, Rock-Hyun [1 ]
Baek, Chang-Ki [2 ]
Jung, Sung-Woo [3 ]
Yeoh, Yun Young [4 ]
Kim, Dong-Won [4 ]
Lee, Jeong-Soo [1 ]
Kim, Dae M. [2 ]
Jeong, Yoon-Ha [1 ]
机构
[1] Pohang Univ Sci & Technol, Pohang 790784, South Korea
[2] Korea Inst Adv Study, Sch Computat Sci, Seoul 130722, South Korea
[3] Natl Ctr Nanomat & Technol, Pohang 790784, South Korea
[4] Samsung Elect Co, Semicond Res & Dev Ctr, Dynam Random Access Memory Technol Dev Team, Yongin 449711, South Korea
关键词
Gate-all-around (GAA); MOSFET; nanowire; R-sd; series resistance; twin silicon nanowire; FET (TSNWFET); Y-function;
D O I
10.1109/TNANO.2009.2028024
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The series resistance, R-sd in silicon nanowire FETs (Si-NWFET) is extracted unambiguously, using the Y-function technique, in conjunction with the drain current and transconductance data. The volume channel inversion in Si-NWFET renders the charge carriers relatively free of the surface scattering and concomitant degradation of mobility. As a result, the Y-function of Si-NWFET is shown to exhibit a linear behavior in strong inversion, thereby enabling accurate extraction of R-sd. The technique is applied to nanowire devices with channel lengths 82, 86, 96, 106, 132, and 164 nm, respectively. The extracted R-sd values are shown nearly flat with respect to the gate voltage, as expected from Ohmic contacts but showed a large variation for all channel lengths examined. This indicates the process parameters involved in the formation of series contacts vary considerably from device to device. The present method only requires a single device for extraction of R-sd and the iteration procedure for data fitting is fast and stable.
引用
收藏
页码:212 / 217
页数:6
相关论文
共 22 条
  • [1] [Anonymous], P INT C SOL STAT INT
  • [2] BRUT H, 1997, P IEEE INT C MICR TE, P188
  • [3] CHEN J, 2008, VLSI S, P32
  • [4] New Y-function-based methodology for accurate extraction of electrical parameters on nano-scaled MOSFETs
    Fleury, Dominique
    Cros, Antoine
    Brut, Hugues
    Ghibaudo, Gerard
    [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, CONFERENCE PROCEEDINGS, 2008, : 160 - +
  • [5] NEW METHOD FOR THE EXTRACTION OF MOSFET PARAMETERS
    GHIBAUDO, G
    [J]. ELECTRONICS LETTERS, 1988, 24 (09) : 543 - 545
  • [6] Fabrication and Characterization of Multiple-Gated Poly-Si Nanowire Thin-Film Transistors and Impacts of Multiple-Gate Structures on Device Fluctuations
    Hsu, Hsing-Hui
    Liu, Ta-Wei
    Chan, Leng
    Lin, Chuan-Ding
    Huang, Tiao-Yuan
    Lin, Horng-Chih
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (11) : 3063 - 3069
  • [7] Fringing field effects on electrical resistivity of semiconductor nanowire-metal contacts
    Hu, Jun
    Liu, Yang
    Ning, C. Z.
    Dutton, Robert
    Kang, Sung-Mo
    [J]. APPLIED PHYSICS LETTERS, 2008, 92 (08)
  • [8] Explicit continuous model for long-channel undoped surrounding gate MOSFETs
    Iñíguez, B
    Jiménez, D
    Roig, J
    Hamid, HA
    Marsal, LF
    Pallarès, J
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (08) : 1868 - 1873
  • [9] Size-dependent effects on electrical contacts to nanotubes and nanowires
    Leonard, Francois
    Talin, A. Alec
    [J]. PHYSICAL REVIEW LETTERS, 2006, 97 (02)
  • [10] LIU F, 2005, IEEE T ELECTRON DEV, V55, P2187