Analytical modelling of threshold voltage and drain current in short channel fully depleted cylindrical gate MOSFET

被引:0
作者
Gupta, PS [1 ]
Kranti, A [1 ]
Haldar, S [1 ]
机构
[1] Univ Delhi, Semicond Devices Res Lab, New Delhi 110021, India
来源
PROCEEDING OF THE TENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOLS I AND II | 2000年 / 3975卷
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In the present paper atl analytical model of threshold voltage and current voltage characteristics for a fully depleted short channel cylindrical gate MOSFET is developed. The analysis takes into account field dependent mobility, velocity saturation and source and drain resistance. Advantages of cylindrical structure over the conventional structure are also investigated and the results so obtained are in good agreement with experimental data.
引用
收藏
页码:475 / 482
页数:8
相关论文
共 50 条
[41]   Two-Dimensional Analytical modeling of fully Depleted Short-Channel DG SOI MOSFET [J].
Hosseini, Seyed Ebrahim ;
Anvarifard, Mohammad Kazem ;
Armaki, Mahdi Gordi .
PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING SYSTEMS, 2009, :897-900
[42]   Analytical models for the electric potential, threshold voltage and drain current of long-channel junctionless double-gate transistors [J].
Zhihao Ding ;
Guangxi Hu ;
Ran Liu ;
Lingli Wang ;
Shuyan Hu ;
Xing Zhou .
Journal of the Korean Physical Society, 2013, 62 :1188-1193
[43]   Analytical models for the electric potential, threshold voltage and drain current of long-channel junctionless double-gate transistors [J].
Ding, Zhihao ;
Hu, Guangxi ;
Liu, Ran ;
Wang, Lingli ;
Hu, Shuyan ;
Zhou, Xing .
JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2013, 62 (08) :1188-1193
[44]   Threshold voltage model of a double-gate MOSFET with Schottky source and drain [J].
Xu, Bojuan ;
Du, Gang ;
Xia, Zhiliang ;
Zeng, Lang ;
Han, Ruqi ;
Liu, Xiaoyan .
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2007, 28 (08) :1179-1183
[45]   2-D modeling of potential distribution and threshold voltage of short channel fully depleted dual material gate SOI MESFET [J].
Hashemi, P ;
Behnam, A ;
Fathi, E ;
Afzali-Kusha, A ;
El Nokali, M .
SOLID-STATE ELECTRONICS, 2005, 49 (08) :1341-1346
[46]   Modeling the threshold voltage of long and short-channel fully depleted SOI MOSFETs with back gate substrate induced surface effects [J].
Imam, MA ;
Osman, MA ;
Osman, AA .
1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, :343-346
[47]   Analytical modeling of drain current and RF performance for double-gate fully depleted nanoscale SOI MOSFETs [J].
Sharma, Rajiv ;
Pandey, Sujata ;
Jain, Shail Bala .
JOURNAL OF SEMICONDUCTORS, 2012, 33 (02)
[48]   Analytical modeling of drain current and RF performance for double-gate fully depleted nanoscale SOI MOSFETs [J].
Rajiv Sharma ;
Sujata Pandey ;
Shail Bala Jain .
半导体学报, 2012, 33 (02) :28-35
[49]   Measurement of the MOSFET drain current variation under high gate voltage [J].
Chagawa, Tetsuo ;
Terada, Kazuo ;
Xiang, Jianyu ;
Tsuji, Katsuhiro ;
Tsunomura, Takaaki ;
Nishida, Akio .
2008 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, CONFERENCE PROCEEDINGS, 2008, :86-+
[50]   Measurement of the MOSFET drain current variation under high gate voltage [J].
Terada, Kazuo ;
Chagawa, Tetsuo ;
Xiang, Jianyu ;
Tsuji, Katsuhiro ;
Tsunomura, Takaaki ;
Nishida, Akio .
SOLID-STATE ELECTRONICS, 2009, 53 (03) :314-319