Analytical modelling of threshold voltage and drain current in short channel fully depleted cylindrical gate MOSFET

被引：0

作者：

Gupta, PS ^{[1
]}

Kranti, A ^{[1
]}

Haldar, S ^{[1
]}

机构：

[1] Univ Delhi, Semicond Devices Res Lab, New Delhi 110021, India

来源：

PROCEEDING OF THE TENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOLS I AND II | 2000年 / 3975卷

关键词：

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

In the present paper atl analytical model of threshold voltage and current voltage characteristics for a fully depleted short channel cylindrical gate MOSFET is developed. The analysis takes into account field dependent mobility, velocity saturation and source and drain resistance. Advantages of cylindrical structure over the conventional structure are also investigated and the results so obtained are in good agreement with experimental data.

引用

页码：475 / 482

页数：8

共 50 条

[31] Threshold voltage modeling of deep-submicron double-gate fully-depleted SOI MOSFET [J].

Zhang Zhengfan ;

Fang Jian ;

Li Ruzhang ;

Zhang Zhengyuan ;

Li Zhaoji .

ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, :1154-1157

[32] Exploring the Threshold Voltage Characteristics and Short Channel Behavior of Gate Engineered Front Gate Stack MOSFET with Graded Channel [J].

Saheli Sarkhel ;

Priyanka Saha ;

Subir Kumar Sarkar .

Silicon, 2019, 11 :1421-1428

[33] AN ANALYTICAL DRAIN CURRENT MODEL FOR SHORT-CHANNEL FULLY-DEPLETED ULTRATHIN SILICON-ON-INSULATOR NMOS DEVICES [J].

CHEN, YG ;

KUO, JB ;

YU, Z ;

DUTTON, RW .

SOLID-STATE ELECTRONICS, 1995, 38 (12) :2051-2057

[34] Exploring the Threshold Voltage Characteristics and Short Channel Behavior of Gate Engineered Front Gate Stack MOSFET with Graded Channel [J].

Sarkhel, Saheli ;

Saha, Priyanka ;

Sarkar, Subir Kumar .

SILICON, 2019, 11 (03) :1421-1428

[35] Temperature-dependent threshold voltage analysis of surrounding/cylindrical gate fully depleted thin film SOI MOSFET in the range 77 to 520 K [J].

Kranti, A ;

Haldar, S ;

Gupta, RS .

MICROELECTRONIC ENGINEERING, 1999, 49 (3-4) :273-286

[36] Analytical modeling of quantum threshold voltage for triple gate MOSFET [J].

Kumar, P. Rakesh ;

Mahapatra, Santanu .

SOLID-STATE ELECTRONICS, 2010, 54 (12) :1586-1591

[37] Analytical modeling of threshold voltage for Cylindrical Gate All Around (CGAA) MOSFET using center potential [J].

Pradhan, K. P. ;

Kumar, M. R. ;

Mohapatra, S. K. ;

Sahu, P. K. .

AIN SHAMS ENGINEERING JOURNAL, 2015, 6 (04) :1171-1177

[38] Precise analytical model for short channel Cylindrical Gate (CylG) Gate-All-Around (GAA) MOSFET [J].

Sharma, Dheeraj ;

Vishvakarma, Santosh Kumar .

SOLID-STATE ELECTRONICS, 2013, 86 :68-74

[39] Concise analytical threshold voltage model for cylindrical fully depleted surrounding-gate metal-oxide-semiconductor field effect transistors [J].

Chiang, TK .

JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (5A) :2948-2952

[40] An analytical threshold voltage model for a short-channel dual-metal-gate (DMG) recessed-source/drain (Re-S/D) SOI MOSFET [J].

Saramekala, G. K. ;

Santra, Abirmoya ;

Dubey, Sarvesh ;

Jit, Satyabrata ;

Tiwari, Pramod Kumar .

SUPERLATTICES AND MICROSTRUCTURES, 2013, 60 :580-595

← 1 2 3 4 5 →