Analytical modelling of threshold voltage and drain current in short channel fully depleted cylindrical gate MOSFET

被引：0

作者：

Gupta, PS ^{[1
]}

Kranti, A ^{[1
]}

Haldar, S ^{[1
]}

机构：

[1] Univ Delhi, Semicond Devices Res Lab, New Delhi 110021, India

来源：

PROCEEDING OF THE TENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOLS I AND II | 2000年 / 3975卷

关键词：

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

In the present paper atl analytical model of threshold voltage and current voltage characteristics for a fully depleted short channel cylindrical gate MOSFET is developed. The analysis takes into account field dependent mobility, velocity saturation and source and drain resistance. Advantages of cylindrical structure over the conventional structure are also investigated and the results so obtained are in good agreement with experimental data.

引用

页码：475 / 482

页数：8

共 50 条

[21] ANALYTICAL 2-DIMENSIONAL MODELING FOR POTENTIAL DISTRIBUTION AND THRESHOLD VOLTAGE OF THE SHORT-CHANNEL FULLY DEPLETED SOI (SILICON-ON-INSULATOR) MOSFET [J].

AGGARWAL, V ;

KHANNA, MK ;

SOOD, R ;

HALDAR, S ;

GUPTA, RS .

SOLID-STATE ELECTRONICS, 1994, 37 (08) :1537-1542

[22] Analytical threshold voltage model for short channel n(+)-p(+) double-gate SOI MOSFET's [J].

Suzuki, K ;

Tosaka, Y ;

Sugii, T .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (05) :732-738

[23] Modeling the Channel Potential And Threshold Voltage of a Fully Depleted Double Gate Junctionless FET [J].

Gupta, Parthasarathi ;

Burman, Debasree ;

Das, Jayita ;

Brahma, Madhuchhanda ;

Rahaman, Hafizur ;

Dasgupta, Parthasarathi .

PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, DEVICES AND INTELLIGENT SYSTEMS (CODLS), 2012, :149-152

[24] A NEW 2-DIMENSIONAL SHORT-CHANNEL MODEL FOR THE DRAIN CURRENT-VOLTAGE CHARACTERISTICS OF A FULLY DEPLETED SOI (SILICON-ON-INSULATOR) MOSFET [J].

AGGARWAL, V ;

GUPTA, RS .

INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 79 (03) :293-301

[25] An analytical threshold voltage model for graded channel asymmetric gate stack (GCASYMGAS) surrounding gate MOSFET [J].

Kaur, Harsupreet ;

Kabra, Sneha ;

Haldar, Subhasis ;

Gupta, R. S. .

SOLID-STATE ELECTRONICS, 2008, 52 (02) :305-311

[26] Analytical Model for the Threshold Voltage of a Double Gate Tunneling MOSFET Including the Source/Drain Depletion Regions [J].

Ghaffari, Mahshad ;

Hashemi, Seyed Amir .

PROCEEDINGS OF 2018 THE 10TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND ELECTRICAL ENGINEERING (ICITEE), 2018, :226-230

[27] A compact, analytical two-dimensional threshold voltage model for cylindrical, fully-depleted, surrounding-gate(SG) MOSFETs [J].

Chiang, T. K. .

2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, :547-550

[28] A compact, analytical two-dimensional threshold voltage model for cylindrical, fully-depleted, surrounding-gate (SG) MOSFETs [J].

Chiang, TK .

SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2005, 20 (12) :1173-1178

[29] Analytical drain current and threshold voltage model and device design of short-channel Si nanowire transistors [J].

Tanaka, Chika ;

Hagishima, Daisuke ;

Uchida, Ken ;

Numata, Toshinori .

SOLID-STATE ELECTRONICS, 2013, 86 :27-31

[30] A simple analytical model for the front and back gate threshold voltages of a fully-depleted asymmetric SOI MOSFET [J].

Suh, Chung Ha .

SOLID-STATE ELECTRONICS, 2008, 52 (08) :1249-1255

← 1 2 3 4 5 →