Process Invariant Schmitt Trigger Based Static Random Access Memory Cell with High Read Stability for Low Power Applications

被引:3
作者
Rajput, Amit Singh [1 ]
Pattanaik, Manisha [2 ]
Tiwari, R. K. [1 ]
机构
[1] Jiwaji Univ, Sch Studies Phys, Gwalior 474011, Madhya Pradesh, India
[2] ABV IIITM, Dept Informat Technol, Gwalior 474015, Madhya Pradesh, India
关键词
10T SRAM Cell; Schmitt Trigger; Read-Write Decoupled; Static Noise Margin; Low Leakage; Differential Sensing; Process Invariant; SUBTHRESHOLD SRAM; NOISE MARGIN; VOLTAGE; DESIGN; TOLERANCE; IMPACT;
D O I
10.1166/jno.2019.2577
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Low read stability and high leakage current are two major problems in Static Random Access Memory (SRAM) at the scaled CMOS technology node. This paper provides stability, leakage and process variation analysis of a Schmitt Trigger and read buffer based differential 10T (hereafter called ST3) SRAM cell. The ST3 cell provides improve read stability, tight Read Static Noise Margin (RSNM) distribution due to simultaneously implementation of Schmitt trigger and read buffer technique. Moreover, ST3 cell consumes low leakage current because of stack transistor technique. To evaluate the impact of process variation, Monte Carlo analysis is performed in Hspice using 32 nm Predictive Technology Model (PTM) with 30% threshold voltage variation. ST3 cell provides 6x (6x) higher RSNM, 29.5x (14.5x) less RSNM variability and 0.6x (0.98x) less leakage current as compared to conventional 6T SRAM cell at 0.9 V and 0.4 V respectively. The findings of this study indicate that ST3 cell may be an attractive choice for battery-operated applications such as implantable medical device and remote sensor at the nm technology node.
引用
收藏
页码:746 / 752
页数:7
相关论文
共 30 条
[1]   Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell [J].
Ahmad, Sayeed ;
Gupta, Mohit Kumar ;
Alam, Naushad ;
Hasan, Mohd .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (08) :2634-2642
[2]   Understanding the Effect of Process Variations on the Delay of Static and Domino Logic [J].
Alioto, Massimo ;
Palumbo, Gaetano ;
Pennisi, Melita .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (05) :697-710
[3]   Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration [J].
Bowman, KA ;
Duvall, SG ;
Meindl, JD .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (02) :183-190
[4]   Static noise margin variation for sub-threshold SRAM in 65-nm CMOS [J].
Calhoun, Benton H. ;
Chandrakasan, Anantha P. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (07) :1673-1679
[5]   A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation [J].
Calhoun, Benton Highsmith ;
Chandrakasan, Anantha P. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (03) :680-688
[6]   A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS [J].
Chang, Ik Joon ;
Kim, Jae-Joon ;
Park, Sang Phill ;
Roy, Kaushik .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (02) :650-658
[7]   An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches [J].
Chang, Leland ;
Montoye, Robert K. ;
Nakamura, Yutaka ;
Batson, Kevin A. ;
Eickemeyer, Richard J. ;
Dennard, Robert H. ;
Haensch, Wilfried ;
Jamsek, Damir .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) :956-963
[8]   Stability and leakage characteristics of novel conducting PMOS based 8T SRAM cell [J].
Chung, Yeonbae .
INTERNATIONAL JOURNAL OF ELECTRONICS, 2014, 101 (06) :831-848
[9]   Importance Sampling Monte Carlo simulations for accurate estimation of SRAM yield [J].
Doom, T. S. ;
ter Maten, E. J. W. ;
Croon, J. A. ;
Di Bucchianico, A. ;
Wittich, O. .
ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, :230-+
[10]   Parameter Variation Tolerance and Error Resiliency: New Design Paradigm for the Nanoscale Era [J].
Ghosh, Swaroop ;
Roy, Kaushik .
PROCEEDINGS OF THE IEEE, 2010, 98 (10) :1718-1751