共 8 条
- [1] Boser Bernhard, 2011, EE247 ANALOG DIGITAL
- [2] Design techniques for a pipelined ADC without using a front-end sample-and-hold amplifier [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (11): : 2123 - 2132
- [6] A 69-mW 10-bit 80-MSample/s pipelined CMOS ADC [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) : 2031 - 2039
- [7] Razavi B., 2000, DESIGN ANALOG CMOS I, P326