A New Analytical Subthreshold Behavior Model for Single-Halo, Dual-Material Gate Silicon-on-Insulator Metal Oxide Semiconductor Field Effect Transistor

被引:7
作者
Chiang, Te-Kuang [1 ]
机构
[1] Natl Univ Kaohsiung, Dept Elect Engn, Kaohsiung 811, Taiwan
关键词
subthreshold behavior model; subthreshold current; threshold voltage; single-halo dual-material gate SOI MOSFET;
D O I
10.1143/JJAP.47.8297
中图分类号
O59 [应用物理学];
学科分类号
摘要
On the basis of the exact solution of the two-dimensional Poisson equation, a new analytical subthreshold behavior model consisting of the two-dimensional potential. threshold voltage, and subthreshold current for the dual-material gate (SHDMG) silicon-on-insulator (SOI) metal oxide semiconductor field effect transistor (MOSFET) is developed. The model is verified by the good agreement with a numerical simulation using the device simulator MEDICI. The model not only offers a physical insight into device physics but is also an efficient device model the circuit simulation.
引用
收藏
页码:8297 / 8304
页数:8
相关论文
共 16 条
[1]   Optimization and realization of sub-100-nm channel length single halo p-MOSFETs [J].
Borse, DG ;
Rani, M ;
Jha, NK ;
Chandorkar, AN ;
Vasi, J ;
Rao, VR ;
Cheng, B ;
Woo, JCS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (06) :1077-1079
[2]  
HAKIM N, 2003, P IEEE REG 10 ANN IN, P613
[3]   Superior hot carrier reliability of single halo (SH) silicon-on-insulator (SOI) nMOSFET, in analog applications [J].
Hakim, NUD ;
Rao, VR ;
Vasi, J ;
Woo, JCS .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2005, 5 (01) :127-132
[4]   Performance and reliability of single halo deep sub-micron p-MOSFETs for analog applications [J].
Jha, NK ;
Baghini, MS ;
Rao, VR .
PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2002, :35-39
[5]   Design guideline for minimum channel length in silicon-on-insulator (SOI) MOSFET [J].
Kawamoto, A ;
Mitsuda, H ;
Omura, Y .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (11) :2303-2305
[6]   A single-halo dual-material gate SOI MOSFET [J].
Li, Zunchao ;
Jiang, Yaolin ;
Zhang, Lili .
2007 INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY, 2007, :66-+
[7]   A 2-d analytical solution for SCEs in DG MOSFETs [J].
Liang, XP ;
Taur, Y .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (09) :1385-1391
[8]   Dual-material gate (DMG) field effect transistor [J].
Long, W ;
Ou, HJ ;
Kuo, JM ;
Chin, KK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (05) :865-870
[9]   AN ANALYTICAL TWO-DIMENSIONAL MODEL FOR SILICON MESFETS [J].
MARSHALL, JD ;
MEINDL, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (03) :373-383
[10]  
*MEDICI, 2003, MEDICI 2 DIM DEV SIM