共 50 条
- [41] A LONG-MEMORY DELAY-LINE ANALOG RECIRCULATOR PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1959, 47 (03): : 486 - 486
- [42] A combining design of precoder and equalizer based on shared redundancy to improve performance of ISI MIMO systems Wireless Networks, 2019, 25 : 2741 - 2750
- [45] DIGITAL PULSE DELAY-LINE REPLACES MONOSTABLES ELECTRONIC ENGINEERING, 1991, 63 (777): : 32 - 32
- [48] MMSE-based MIMO precoder using partial channel information WIMOB'2005: IEEE INTERNATIONAL CONFERENCE ON WIRELESS AND MOBILE COMPUTING, NETWORKING AND COMMUNICATIONS, VOL 1, PROCEEDINGS: WIRELESS COMMUNICATIONS, 2005, : 211 - 216
- [49] An efficient implementation for MMSE based MIMO time domain equalizer 2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 893 - 896