Record RF performance of 45-mn SOICMOS technology

被引:148
作者
Lee, Sungjae [1 ]
Jagannathan, Basanth [2 ]
Narasimha, Shreesh [2 ]
Chou, Anthony [2 ]
Zamdmer, Noah [2 ]
Johnson, Jim [1 ]
Williams, Richard [1 ]
Wagner, Lawrence [2 ]
Kim, Jonghae [2 ]
Plouchart, Jean-Olivier [2 ]
Pekarik, John [1 ]
Springer, Scott [1 ]
Freeman, Greg [2 ]
机构
[1] IBM Syst & Technol Grp, Essex Jct, VT 05452 USA
[2] Hopewell Junct, Fishkill, NY 12533 USA
来源
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2 | 2007年
关键词
D O I
10.1109/IEDM.2007.4418916
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We report record RF performance in 45-nm silicon-on-insulator (SOI) CMOS technology. RF performance scaling with channel length and layout optimization is demonstrated. Peak f(T)'s of 485 GHz and 345 GHz are measured in floating-body NFET and PFET with nearby wiring parasitics (i.e., gate-to-contact capacitance) included after de-embedding, thus representing FET performance in a real design. The measured fT's are the highest ever reported in a CMOS technology. Body-contacted FETs are also analyzed that have layout optimized for high-frequency analog applications. Employing a notched body contact layout, we reduce parasitic capacitance and gate leakage current significantly, thus improving RF performance with low power. For longer than minimum channel length and a body-contacted NFET with notched layout, we measure a peak f(T) of 245 GHz with no degradation in critical analog figures of merit, such as self-gain.
引用
收藏
页码:255 / +
页数:3
相关论文
共 5 条
[1]  
Lee S, 2005, INT EL DEVICES MEET, P251
[2]   SOICMOS technology with 360GHz fT NFET, 260GHz fT PFET, and record circuit performance for millimeter-wave digital and analog system-on-chip applications [J].
Lee, Sungjae ;
Kim, Jonghae ;
Kim, Daeik ;
Jagannathan, Basanth ;
Cho, Choongyeun ;
Johnson, Jim ;
Dufrene, Brian ;
Zamdmer, Noah ;
Wagner, Lawrence ;
Williams, Richard ;
Fried, David ;
Rim, Ken ;
Pekarik, John ;
Springer, Scott ;
Plouchart, Jean-Olivier ;
Freeman, Greg .
2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, :54-+
[3]  
Li H, 2007, 2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P56
[4]  
NARASIMHA S, 2006, IEDM, P689
[5]  
POST I, 2005, INT EL DEV M