Frequency and Time Domain Measurement of Through-Silicon Via (TSV) Failure

被引:0
|
作者
Jung, Daniel H. [1 ]
Kim, Joohee [1 ]
Kim, Heegon [1 ]
Kim, Jonghoon J. [1 ]
Kim, Joungho [1 ]
Pak, Jun So [1 ]
Yook, Jong-Min [2 ]
Kim, Jun Chul [2 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Taejon 305701, South Korea
[2] KETI, Syst Packaging Res Ctr, Seoul, South Korea
关键词
through-silicon via (TSV); disconnection failure; defect localization;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As a solution to limitlessly growing demand on miniaturization of electronic devices, through silicon via (TSV) based 3-dimensional integrated circuits (3D-IC) have brought another era of technology evolution. However, one of the remaining challenges to overcome is to increase the reliability of the products. Due to the instability of TSV fabrication process, different types of failure may be caused, affecting the performance of 3D-IC. TSV test method is essential for TSV based 3D-IC to be integrated in the products. One of the main failure types is disconnection failure in the channel. The point of defect not only has to be detected, but also has to be localized, so that appropriate channel is chosen to go through the recovery process. By measuring the fabricated test vehicles in frequency and time domain, the location of disconnection along the channel can be detected. S-11 and S-22 magnitudes are measured for frequency domain analysis. The degrees of decrease in two plots are compared to test how far the signals from each port travel before detecting the disconnection. Applying the similar idea, time domain measurement is analyzed with time-domain reflectometry (TDR) waveforms. The TDR waveforms from port 1 and port 2 are compared by their rising times, which depend on parasitic shunt capacitances within the channel. The values may be quantified for more precise TSV testing.
引用
收藏
页码:331 / 334
页数:4
相关论文
共 50 条
  • [41] Electromagnetic Modeling of Through-Silicon Via (TSV) Interconnections Using Cylindrical Modal Basis Functions
    Han, Ki Jin
    Swaminathan, Madhavan
    Bandyopadhyay, Tapobrata
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (04): : 804 - 817
  • [42] Electrical Testing of Blind Through-Silicon Via (TSV) for 3D IC Integration
    Hung, Jui-Feng
    Lau, John H.
    Chen, Peng-Shu
    Wu, Shih-Hsien
    Lai, Shinn-Juh
    Li, Ming-Lin
    Sheu, Shyh-Shyuan
    Tzeng, Pei-Jer
    Lin, Zhe-Hui
    Ku, Tzu-Kun
    Lo, Wei-Chung
    Kao, Ming-Jer
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 564 - 570
  • [43] State-of-the-art and Trends in Through-Silicon Via (TSV) and 3D Integrations
    Lau, John H.
    PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2010, VOL 4, 2012, : 75 - 84
  • [44] Through-Silicon Via (TSV)-induced Noise Characterization and Noise Mitigation using Coaxial TSVs
    Khan, Nauman H.
    Alam, Syed M.
    Hassoun, Soha
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 119 - +
  • [45] Modeling and Analysis of Through-Silicon Via (TSV) Noise Coupling and Suppression Using a Guard Ring
    Cho, Jonghyun
    Song, Eakhwan
    Yoon, Kihyun
    Pak, Jun So
    Kim, Joohee
    Lee, Woojin
    Song, Taigon
    Kim, Kiyeong
    Lee, Junho
    Lee, Hyungdong
    Park, Kunwoo
    Yang, Seungtaek
    Suh, Minsuk
    Byun, Kwangyoo
    Kim, Joungho
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (02): : 220 - 233
  • [46] Genetic Algorithms and Particle Swarm Optimization Mechanisms for Through-Silicon Via (TSV) Noise Coupling
    Ait Belaid, Khaoula
    Belahrach, H.
    Ayad, H.
    APPLIED COMPUTATIONAL INTELLIGENCE AND SOFT COMPUTING, 2021, 2021
  • [47] Process Development and Optimization for High-Aspect Ratio Through-Silicon Via (TSV) Etch
    Gopalakrishnan, Kumarapuram
    Peddaiahgari, Anurag
    Smith, Daniel
    Zhang, Dingyou
    England, Luke
    2016 27TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2016, : 460 - 465
  • [48] On Signalling Over Through-Silicon Via (TSV) Interconnects in 3-D Integrated Circuits
    Weerasekera, Roshan
    Grange, Matt
    Pamunuwa, Dinesh
    Tenhunen, Hannu
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1325 - 1328
  • [49] Modeling of Through-Silicon Via (TSV) Interposer Considering Depletion Capacitance and Substrate Layer Thickness Effects
    Han, Ki Jin
    Swaminathan, Madhavan
    Jeong, Jongwoo
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (01): : 108 - 118
  • [50] Reliability Evaluation of Copper (Cu) Through-Silicon Via (TSV) Barrier and Dielectric Liner by Electrical Characterization
    Chan, Jiawei Marvin
    Cheng, Xu
    Lees, Kheng Chooi
    Kanert, Werner
    Tan, Chuan Seng
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 478 - 482