Implementation of Single-Precision Floating-Point Trigonometric Functions with Small Area

被引：2
|
作者：
Dong, Chen [1 ]
He, Chen [1 ]
Xing, Sun [1 ]
Long, Pang [1 ]
机构：
[1] Beijing Inst Technol, Sch Informat & Elect, Beijing 100081, Peoples R China
来源：
2012 INTERNATIONAL CONFERENCE ON CONTROL ENGINEERING AND COMMUNICATION TECHNOLOGY (ICCECT 2012) | 2012年
关键词：
CORDIC; floating-point; FPGA; trigonometric functions;
D O I：
10.1109/ICCECT.2012.186
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Computation of floating-point trigonometric functions has a relevant importance in a wide variety of scientific applications, where the area cost, error and latency are important requirements to be attended. This paper presents an architecture based on CORDIC algorithm to implement single-precision floating-point trigonometric functions with small area. With mathematical transformation and high-precision fixed-point arithmetic instead of floating point operations, this paper addresses three questions for single-precision floating point trigonometric functions, including the range of angles is not enough, large area and low operating frequency. The method is implemented on the FPGA platform, the results show that this method can reduce the area effectively, and to ensure the accuracy of computation.
引用
收藏
页码：589 / 592
页数：4
相关论文
共 50 条
  • [31] Efficient Floating-Point Implementation of the Probit Function on FPGAs
    Joldes, Mioara
    Pasca, Bogdan
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2021, 93 (12): : 1387 - 1403
  • [32] Efficient Floating-Point Implementation of the Probit Function on FPGAs
    Mioara Joldes
    Bogdan Pasca
    Journal of Signal Processing Systems, 2021, 93 : 1387 - 1403
  • [33] Correctly Rounded Arbitrary-Precision Floating-Point Summation
    Lefevre, Vincent
    2016 IEEE 23ND SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2016, : 71 - 78
  • [34] Precision modeling of floating-point applications for variable bitwidth computing
    Zhao, ZH
    Leeser, M
    ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2003, : 208 - 214
  • [35] Fused Multiply-Add for Variable Precision Floating-Point
    Nannarelli, Alberto
    32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 342 - 347
  • [36] A Coprocessor for Double-Precision Floating-Point Matrix Multiplication
    Jia X.
    Wu G.
    Xie X.
    Wu D.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2019, 56 (02): : 410 - 420
  • [37] An analysis of the double-precision floating-point FFT on FPGAs
    Hemmert, KS
    Underwood, KD
    FCCM 2005: 13TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2005, : 171 - 180
  • [38] Correctly Rounded Arbitrary-Precision Floating-Point Summation
    Lefevre, Vincent
    IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (12) : 2111 - 2124
  • [39] Area-Efficient FPGA Implementation of Quadruple Precision Floating Point Multiplier
    Jaiswal, Manish Kumar
    Cheung, Ray C. C.
    2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 376 - 382
  • [40] FPGA implementation of an exact dot product and its application in variable-precision floating-point arithmetic
    Yuanwu Lei
    Yong Dou
    Yazhuo Dong
    Jie Zhou
    Fei Xia
    The Journal of Supercomputing, 2013, 64 : 580 - 605
12345