Implementation of Single-Precision Floating-Point Trigonometric Functions with Small Area

被引：2
|
作者：
Dong, Chen [1 ]
He, Chen [1 ]
Xing, Sun [1 ]
Long, Pang [1 ]
机构：
[1] Beijing Inst Technol, Sch Informat & Elect, Beijing 100081, Peoples R China
来源：
2012 INTERNATIONAL CONFERENCE ON CONTROL ENGINEERING AND COMMUNICATION TECHNOLOGY (ICCECT 2012) | 2012年
关键词：
CORDIC; floating-point; FPGA; trigonometric functions;
D O I：
10.1109/ICCECT.2012.186
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Computation of floating-point trigonometric functions has a relevant importance in a wide variety of scientific applications, where the area cost, error and latency are important requirements to be attended. This paper presents an architecture based on CORDIC algorithm to implement single-precision floating-point trigonometric functions with small area. With mathematical transformation and high-precision fixed-point arithmetic instead of floating point operations, this paper addresses three questions for single-precision floating point trigonometric functions, including the range of angles is not enough, large area and low operating frequency. The method is implemented on the FPGA platform, the results show that this method can reduce the area effectively, and to ensure the accuracy of computation.
引用
收藏
页码：589 / 592
页数：4
相关论文
共 50 条
  • [1] An area-delay efficient single-precision floating-point multiplier for VLSI systems
    Anuradha
    Patel, Sujit Kumar
    Singhal, Subodh Kumar
    MICROPROCESSORS AND MICROSYSTEMS, 2023, 98
  • [2] An Area-Efficient Iterative Single-Precision Floating-Point Multiplier Architecture for FPGA
    Kim, Sunwoong
    Rutenbar, Rob A.
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 87 - 92
  • [3] Improved Approximate Multipliers for Single-Precision Floating-Point Hardware Design
    da Costa, Patricia
    Pereira, Pedro T. L.
    Abreu, Brunno A.
    Paim, Guilherme
    da Costa, Eduardo
    Bampi, Sergio
    2022 IEEE 13TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2022, : 9 - 12
  • [4] Accurate Floating-point Operation using Controlled Floating-point Precision
    Zaki, Ahmad M.
    Bahaa-Eldin, Ayman M.
    El-Shafey, Mohamed H.
    Aly, Gamal M.
    2011 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING (PACRIM), 2011, : 696 - 701
  • [5] Single Precision Logarithm and Exponential Architectures for Hard Floating-Point Enabled FPGAs
    Langhammer, Martin
    Pasca, Bogdan
    IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (12) : 2031 - 2043
  • [6] Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA
    Jaiswal, Manish Kumar
    Chandrachoodan, Nitin
    IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 334 - 337
  • [7] FPGA Based Implementation of a Double Precision IEEE Floating-Point Adder
    Ghosh, Somsubhra
    Bhattacharyya, Prarthana
    Dutta, Arka
    7TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO 2013), 2013, : 271 - 275
  • [8] Efficient Implementation Of Single Precision Floating Point Processor In FPGA
    Lasith, K. K.
    Thomas, Anoop
    2014 ANNUAL INTERNATIONAL CONFERENCE ON EMERGING RESEARCH AREAS: MAGNETICS, MACHINES AND DRIVES (AICERA/ICMMD), 2014,
  • [9] Implementation of IEEE 754 Compliant Single Precision Floating-Point Adder Unit Supporting Denormal Inputs on Xilinx FPGA
    Shirke, Milind
    Chandrababu, Sajish
    Abhyankar, Yogindra
    2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 408 - 412
  • [10] Design and Implementation of Differential Evolution Algorithm on FPGA for Double-Precision Floating-Point Representation
    Cortes-Antonio, Prometeo
    Rangel-Gonzalez, Josue
    Villa-Vargas, Luis A.
    Antonio Ramirez-Salinas, Marco
    Molina-Lozano, Heron
    Batyrshin, Ildar
    ACTA POLYTECHNICA HUNGARICA, 2014, 11 (04) : 139 - 153
12345