Performance and energy metrics for multi-threaded applications on DVFS processors

被引:12
|
作者
Rauber, Thomas [1 ]
Ruenger, Gudula [2 ]
Stachowski, Matthias [1 ]
机构
[1] Univ Bayreuth, Bayreuth, Germany
[2] Tech Univ Chemnitz, Chemnitz, Germany
关键词
Energy; DVFS; Metrics; Multithreading; Performance; PARSEC; SPLASH-2; Intel Core i7; ARM; DYNAMIC VOLTAGE; POWER; ALGORITHMS; EFFICIENT;
D O I
10.1016/j.suscom.2017.10.015
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Due to their internal execution characteristics, application programs exploit the hardware very differently, which leads to a quite diverse behavior concerning their performance or the energy consumed for their execution. A change of the operational frequency of DVFS processors leads to further variations in performance and energy consumption, as does the exploitation of thread parallelism on multicores. This article combines frequency scaling and thread-parallelism and considers several new metrics for the evaluation of an application's performance and energy consumption. As application programs, the PARSEC benchmark suite and the SPLASH-2 benchmark suite are investigated. The PARSEC benchmark suite provides an up-to-date collection of applications with different workloads on chip-multiprocessors. The SPLASH-2 is a common suite for scientific studies on parallel shared memory machines. Intel Core i7 processors are used as hardware platforms for the evaluation. (C) 2017 Elsevier Inc. All rights reserved.
引用
收藏
页码:55 / 68
页数:14
相关论文
共 50 条
  • [31] Parallel Performance of the Multi-threaded ICCG Solver in Electromagnetic Finite Element Analyses on the Latest Processors
    Semba, K.
    Tani, K.
    Yamada, T.
    Iwashita, T.
    Takahashi, Y.
    Nakashima, H.
    PIERS 2013 STOCKHOLM: PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM, 2013, : 979 - 983
  • [32] Workshop on multi-threaded architectures and applications - MTAAP
    IPDPS 2009 - Proceedings of the 2009 IEEE International Parallel and Distributed Processing Symposium, 2009,
  • [33] Signature Oriented Model Pruning to Facilitate Multi-Threaded Processors Debugging
    Refan, Fatemeh
    Alizadeh, Bijan
    Navabi, Zainalabedin
    2015 IEEE 33RD VLSI TEST SYMPOSIUM (VTS), 2015,
  • [34] Energy-Aware Thread Scheduling for Embedded Multi-Threaded Processors: Architectural Level Design and Implementation
    Wickramasinghe, Mahanama
    Guo, Hui
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 179 - 184
  • [35] Multi-threaded reachability
    Sahoo, D
    Jain, J
    Iyer, SK
    Dill, DL
    Emerson, EA
    42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 467 - 470
  • [36] Time and energy modeling of a high-performance multi-threaded Cholesky factorization
    Sandra Catalán
    Francisco D. Igual
    Rafael Mayo
    Rafael Rodríguez-Sánchez
    Enrique S. Quintana-Ortí
    The Journal of Supercomputing, 2017, 73 : 139 - 151
  • [37] Efficient Checkpointing of Multi-Threaded Applications as a Tool for Debugging, Performance Tuning, and Resiliency
    Grossman, Max
    Sarkar, Vivek
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2016), 2016, : 232 - 241
  • [38] Multi-Threaded Parallel I/O for OpenMP Applications
    Kshitij Mehta
    Edgar Gabriel
    International Journal of Parallel Programming, 2015, 43 : 286 - 309
  • [39] Load balancing for network based multi-threaded applications
    Krone, O
    Raab, M
    Hirsbrunner, B
    RECENT ADVANCES IN PARALLEL VIRTUAL MACHINE AND MESSAGE PASSING INTERFACE, 1998, 1497 : 206 - 214
  • [40] An efficient multi-threaded memory allocator for PDES applications
    Li, Tianlin
    Yao, Yiping
    Tang, Wenjie
    Zhu, Feng
    Lin, Zhongwei
    SIMULATION MODELLING PRACTICE AND THEORY, 2020, 100