Performance and energy metrics for multi-threaded applications on DVFS processors

被引：12
作者：
Rauber, Thomas [1 ]
Ruenger, Gudula [2 ]
Stachowski, Matthias [1 ]
机构：
[1] Univ Bayreuth, Bayreuth, Germany
[2] Tech Univ Chemnitz, Chemnitz, Germany
来源：
SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS | 2018年 / 17卷
关键词：
Energy; DVFS; Metrics; Multithreading; Performance; PARSEC; SPLASH-2; Intel Core i7; ARM; DYNAMIC VOLTAGE; POWER; ALGORITHMS; EFFICIENT;
D O I：
10.1016/j.suscom.2017.10.015
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Due to their internal execution characteristics, application programs exploit the hardware very differently, which leads to a quite diverse behavior concerning their performance or the energy consumed for their execution. A change of the operational frequency of DVFS processors leads to further variations in performance and energy consumption, as does the exploitation of thread parallelism on multicores. This article combines frequency scaling and thread-parallelism and considers several new metrics for the evaluation of an application's performance and energy consumption. As application programs, the PARSEC benchmark suite and the SPLASH-2 benchmark suite are investigated. The PARSEC benchmark suite provides an up-to-date collection of applications with different workloads on chip-multiprocessors. The SPLASH-2 is a common suite for scientific studies on parallel shared memory machines. Intel Core i7 processors are used as hardware platforms for the evaluation. (C) 2017 Elsevier Inc. All rights reserved.
引用
收藏
页码：55 / 68
页数：14
相关论文
共 32 条
  • [1] Abdulsalam Sarah, 2015, 2015 Sixth International Green and Sustainable Computing Conference (IGSC), P1, DOI 10.1109/IGCC.2015.7393699
  • [2] [Anonymous], INT 64 IA 32 ARCH SO
  • [3] A Communication Characterisation of Splash-2 and Parsec
    Barrow-Williams, Nick
    Fensch, Christian
    Moore, Simon
    [J]. PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION, 2009, : 86 - 97
  • [4] Bienia Christian, 2008, 2008 IEEE International Symposium on Workload Characterization (IISWC), P47, DOI 10.1109/IISWC.2008.4636090
  • [5] Bienia C., 2008, P 2008 INT S WORKL C
  • [6] The PARSEC Benchmark Suite: Characterization and Architectural Implications
    Bienia, Christian
    Kumar, Sanjeev
    Singh, Jaswinder Pal
    Li, Kai
    [J]. PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, : 72 - 81
  • [7] Butts J. A., 2000, P 33 INT S MICR MICR
  • [8] Performance and energy impact of parallelization and vectorization techniques in modern microprocessors
    Cebrian, Juan M.
    Natvig, Lasse
    Meyer, Jan Christian
    [J]. COMPUTING, 2014, 96 (12) : 1179 - 1193
  • [9] Cebrian JM, 2014, INT SYM PERFORM ANAL, P66, DOI 10.1109/ISPASS.2014.6844462
  • [10] Chrobak M., 2012, HDB ENERGY AWARE GRE, P311
1234