Interconnection system for the SpiNNaker biologically inspired multi-computer

被引:2
作者
Dugan, Kier [1 ]
Reeve, Jeff [1 ]
Brown, Andrew [1 ]
Furber, Steve [2 ]
机构
[1] Univ Southampton, Sch Elect & Comp Sci, Southampton, Hants, England
[2] Univ Manchester, Sch Comp Sci, Manchester, Lancs, England
基金
英国工程与自然科学研究理事会;
关键词
Distributed computer systems - Computer peripheral equipment;
D O I
10.1049/iet-cdt.2012.0139
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
SpiNNaker is a large-scale multi-core computing engine designed to model heavily distributed fine-grain problems. The machine is constructed hierarchically: 1 monitor and 16 worker processors form a single node of a toroidal compute 'surface'. The six high-speed bi-directional links of each node are used for triangular edge connections that provide alternative routes around problematic links. The system itself is scalable from one node up to 216 resulting in a maximum of 220 worker processors. SpiNNaker is an isotropic homogeneous network of processors that deliberately includes no central overseer. A consequence of this isotropy is an absence of perimeter and hence no natural position for peripheral I/O connections. This study describes the practical techniques and details employed in two components of the system: (a) SpiNNlink is the proposed board-to-board interconnection system that multiplexes 48 separate 250 Mbps SpiNNaker links through six off-board connections without compromising the overall system bisection bandwidth, forms an isotropic meta-network on top of SpiNNaker without requiring any cooperation from system software, and remains transparent to the SpiNNaker network; and (b) SpiNNterceptor is the proposed peripheral I/O subsystem developed as a layer on top of SpiNNlink that provides over 18 Gbps of minimally disruptive communication between SpiNNaker applications and externally connected equipment.
引用
收藏
页码:115 / 121
页数:7
相关论文
共 12 条
[1]  
Delbruck T., 2008, P INT S SECURE LIF, P21
[2]  
FURBER S, 2009, INT C APPL CONC SYST, P3, DOI DOI 10.1109/ACSD.2009.17
[3]   Overview of the SpiNNaker System Architecture [J].
Furber, Steve B. ;
Lester, David R. ;
Plana, Luis A. ;
Garside, Jim D. ;
Painkras, Eustace ;
Temple, Steve ;
Brown, Andrew D. .
IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (12) :2454-2467
[4]  
Jian Wu, 2009, 2009 15th IEEE Symposium on Asynchronous Circuits and Systems. ASYNC 2009, P23, DOI 10.1109/ASYNC.2009.17
[5]   MODELING SPIKING NEURAL NETWORKS ON SPINNAKER [J].
Jin, Xin ;
Lujan, Mikel ;
Plana, Luis A. ;
Davies, Sergio ;
Temple, Steve ;
Furber, Steve B. .
COMPUTING IN SCIENCE & ENGINEERING, 2010, 12 (05) :91-97
[6]  
Moore S, 2002, INT SYMP ASYNCHRON C, P69
[7]  
Mullins R., 2006, P 18 UK AS FOR, V1, P1
[8]   Understanding the Interconnection Network of SpiNNaker [J].
Navaridas, Javier ;
Lujan, Mikel ;
Miguel-Alonso, Jose ;
Plana, Luis A. ;
Furber, Steve .
ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, 2009, :286-295
[9]   A GALS infrastructure for a massively parallel multiprocessor [J].
Plana, Luis A. ;
Furber, Steve B. ;
Temple, Steve ;
Khan, Mukaram ;
Shi, Yebin ;
Wu, Jian ;
Yang, Shufan .
IEEE DESIGN & TEST OF COMPUTERS, 2007, 24 (05) :454-463
[10]  
Taylor G., 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586), P45, DOI 10.1109/ASYNC.2000.836786