Harmonic analysis of DC capacitor current in sinusoidal and space-vector modulated neutral-point-clamped inverters

被引:4
作者
Gopalakrishnan, K. S. [1 ]
Narayanan, G. [1 ]
机构
[1] Indian Inst Sci, Dept Elect Engn, Bangalore 560012, Karnataka, India
来源
SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES | 2015年 / 40卷 / 05期
关键词
Capacitor current; capacitor loss; conventional space vector pulse width modulation; diode-clamped inverter; double Fourier series; harmonic analysis; neutral-point-clamped inverter; sine-triangle pulse width modulation; three-level inverter; LINK CAPACITOR; VOLTAGE; CONVERTERS; STRATEGY;
D O I
10.1007/s12046-015-0401-7
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The voltage ripple and power loss in the DC-capacitor of a voltage source inverter depend on the harmonic currents flowing through the capacitor. This paper presents a double Fourier series based analysis of the harmonic contents of the DC capacitor current in a three-level neutral-point clamped (NPC) inverter, modulated with sine-triangle pulse-width modulation (SPWM) or conventional space vector pulse-width modulation (CSVPWM) schemes. The analytical results are validated experimentally on a 3-kVA three-level inverter prototype. The capacitor current in an NPC inverter has a periodicity of 120(a similar to) at the fundamental or modulation frequency. Hence, this current contains third-harmonic and triplen-frequency components, apart from switching frequency components. The harmonic components vary with modulation index and power factor for both PWM schemes. The third harmonic current decreases with increase in modulation index and also decreases with increase in power factor in case of both PWM methods. In general, the third harmonic content is higher with SPWM than with CSVPWM at a given operating condition. Also, power loss and voltage ripple in the DC capacitor are estimated for both the schemes using the current harmonic spectrum and equivalent series resistance (ESR) of the capacitor.
引用
收藏
页码:1501 / 1529
页数:29
相关论文
共 22 条
[1]  
ALCON electronics Pvt Ltd, 2011, AL EL CAP CAT NO PG
[2]   DC-link harmonies of three-phase voltage-source converters influenced by the pulsewidth-modulation strategy - An analysis [J].
Bierhoff, Michael H. ;
Fuchs, Friedrich Wilhelm .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2008, 55 (05) :2085-2092
[3]   New Modulation Strategy to Balance the Neutral-Point Voltage for Three-Level Neutral-Clamped Inverter Systems [J].
Choi, Ui-Min ;
Lee, June-Seok ;
Lee, Kyo-Beum .
IEEE TRANSACTIONS ON ENERGY CONVERSION, 2014, 29 (01) :91-100
[4]  
Das S, 2013, THESIS INDIAN I SCI
[5]  
Gasperi ML, 1997, IEEE IND APPLIC SOC, P1042, DOI 10.1109/IAS.1997.628989
[6]  
Gopalakrishnan K S, 2011, P C CENT IISC BANG I
[7]  
Gopalakrishnan K S, 2013, NAT POW EL C
[8]  
Holmes D., 2003, Pulse Width Modulation for PowerConverters: Principles and Practice
[9]   Reduction of DC-bus capacitor ripple current with PAM/PWM converter [J].
Kieferndorf, FD ;
Förster, M ;
Lipo, TA .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2004, 40 (02) :607-614
[10]   Analytical calculation of the RMS current stress on the DC-link capacitor of voltage-PWM converter systems [J].
Kolar, J. W. ;
Round, S. D. .
IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2006, 153 (04) :535-543