Inverse modeling of sub-100 nm MOSFETs using I-V and C-V

被引:7
作者
Djomehri, IJ [1 ]
Antoniadis, DA [1 ]
机构
[1] MIT, Dept Elect Engn, Cambridge, MA 02139 USA
关键词
doping; MOSFETs; reverse engineering; semiconductor device modeling;
D O I
10.1109/16.992864
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Direct quantitative two-dimensional (2-D) profile characterization of state-of-the-art MOSFETs continues to be elusive. In this paper, we present a comprehensive indirect methodology that achieves that for sub-100 nm MOSFETs using combined current-voltage (I-V) and capacitance-voltage (C-V) data. An optimization loop minimizes the error between simulated and measured electrical characteristics by adjusting parameterized doping profiles. This technique possesses high sensitivity to critical 2-D doping in the source/drain extensions and channel region as well as to structural details such as t(ox) and physical gate length. Here we demonstrate the technique by characterizing two NMOS families (t(ox) = 3.3 nm and 1.5 nm with effective channel lengths down to 50 nm). We then follow up with an evaluation of the ability of inverse modeling to capture modern profiles using simulated devices and I-V data. We show that extracted profiles exhibit decreased root mean square error (RMSE) as the doping parameterization becomes increasingly comprehensive of doping features (i.e., implants or doping pile-up).
引用
收藏
页码:568 / 575
页数:8
相关论文
共 18 条
[1]   MODELING THE POLYSILICON DEPLETION EFFECT AND ITS IMPACT ON SUBMICROMETER CMOS CIRCUIT PERFORMANCE [J].
ARORA, ND ;
RIOS, R ;
HUANG, CL .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (05) :935-943
[2]   Inverse modeling of two-dimensional MOSFET dopant profile via capacitance of the source/drain gated diode [J].
Chiang, CYT ;
Yeow, YT ;
Ghodsi, R .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (07) :1385-1392
[3]   An advanced MOSFET design approach and a calibration methodology using inverse modeling that accurately predicts device characteristics [J].
Das, A ;
Newmark, D ;
Clejan, I ;
Foisy, M ;
Sharma, M ;
Venkatesan, S ;
Veeraraghavan, S ;
Misra, V ;
Gadepally, B ;
Parrillo, L .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :687-690
[4]   Comparison of two-dimensional carrier profiles in metal-oxide-semiconductor field-effect transistor structures obtained with scanning spreading resistance microscopy and inverse modeling [J].
De Wolf, P ;
Vandervorst, W ;
Smith, H ;
Khalil, N .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2000, 18 (01) :540-544
[5]   An accurate gate length extraction method for sub-quarter micron MOSFET's [J].
Huang, CL ;
Faricelli, JV ;
Antoniadis, DA ;
Khalil, NA ;
Rios, RA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (06) :958-964
[6]   THE EXTRACTION OF 2-DIMENSIONAL MOS-TRANSISTOR DOPING VIA INVERSE MODELING [J].
KHALIL, N ;
FARICELLI, J ;
BELL, D ;
SELBERHERR, S .
IEEE ELECTRON DEVICE LETTERS, 1995, 16 (01) :17-19
[7]   Junction delineation of 0.15μm MOS devices using scanning capacitance microscopy [J].
Kleiman, RN ;
O'Malley, ML ;
Baumann, FH ;
Garno, JP ;
Timp, GL .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :691-694
[8]   Inverse modeling of MOSFETs using I-V characteristics in the subthreshold region [J].
Lee, ZK ;
McIlrath, MB ;
Antoniadis, DA .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :683-686
[9]   Two-dimensional doping profile characterization of MOSFET's by inverse modeling using I-V characteristics in the subthreshold region [J].
Lee, ZK ;
McIlrath, MB ;
Antoniadis, DA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (08) :1640-1649
[10]  
LOGAN R, 1997, P SISPAD, P21