Design and Investigation of Charge-Plasma-Based Work Function Engineered Dual-Metal-Heterogeneous Gate Si-Si0.55Ge0.45 GAA-Cylindrical NWTFET for Ambipolar Analysis

被引:47
作者
Kumar, Naveen [1 ]
Raman, Ashish [1 ]
机构
[1] Dr BR Ambedkar Natl Inst Technol, Dept Elect & Commun, VLSI Design Lab, Jalandhar 144011, Punjab, India
关键词
Charge-plasma (CP)-dopingless; dual-material channel (DMaC); dual metal (DM); gate all around (GAA)-heterogeneous gate (HG); Si055Ge045 nanowire tunnel field-effect transistor (NWTFET); FIELD-EFFECT TRANSISTOR; INTERFACE-TRAP CHARGES; TUNNEL FET; PERFORMANCE; TFET; SUPPRESSION; DIELECTRICS; MODULATION; BEHAVIOR;
D O I
10.1109/TED.2019.2893224
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we have proposed dopingless gate all around (GAA) nanowire tunnel field-effect transistor (NWTFET) made up of dual-material channel (DMaC). Charge-plasma (CP) technique is used to induce the doping concentration of charge carriers in the intrinsic semiconductor. GAA structure uses zirconium silicate (IV) (ZrSiO4)/silicon dioxide (SiO2) for heterogeneous gate (HG) structure metalized with two different gate metals. Auxiliary gate (GM1) and tunneling gate (GM2) have different work functions, i.e., phi(1) and phi(2). The device physics is analyzed using electric field, charge carrier concentration, energy-band diagram, and tunneling rate across the structure. The effect of variation in phi(1) and phi(2) helps in the analysis of the ambipolar and analog behavior of the proposed device CP-dual metal-HG-DMaC-NWTFET. The reported ON-state current is 5.54 mu A/mu m, and the OFF-state current is approximately 0.1 aA/mu m. The proposed device showed negligible ambipolar current (10(-19) A/mu m) as negative bias increases to V-GS = -0.8 V making the device compatible for low-voltage applications.
引用
收藏
页码:1468 / 1474
页数:7
相关论文
共 36 条
[1]   Performance Enhancement of Novel InAs/Si Hetero Double-Gate Tunnel FET Using Gaussian Doping [J].
Ahish, Shylendra ;
Sharma, Dheeraj ;
Kumar, Yernad Balachandra Nithin ;
Vasantha, Moodabettu Harishchandra .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) :288-295
[2]  
[Anonymous], 2011, 2011 INT EL DEV M WA, DOI DOI 10.1109/IEDM.2011.6131666
[3]   An Analytical Model for Tunnel Barrier Modulation in Triple Metal Double Gate TFET [J].
Bagga, Navjeet ;
Sarkar, Subir Kumar .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (07) :2136-2142
[4]   Dual-Metal-Gate InAs Tunnel FET With Enhanced Turn-On Steepness and High ON-Current [J].
Beneventi, Giovanni Betti ;
Gnani, Elena ;
Gnudi, Antonio ;
Reggiani, Susanna ;
Baccarani, Giorgio .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (03) :776-784
[5]   Analog/RF characteristics of a 3D-Cyl underlap GAA-TFET based on a Ge source using fringing-field engineering for low-power applications [J].
Beohar, Ankur ;
Yadav, Nandakishor ;
Shah, Ambika Prasad ;
Vishvakarma, Santosh Kumar .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2018, 17 (04) :1650-1657
[6]   Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering [J].
Bhuwalka, KK ;
Schulze, J ;
Eisele, I .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (05) :909-917
[7]   Demonstration of Tunneling FETs Based on Highly Scalable Vertical Silicon Nanowires [J].
Chen, Z. X. ;
Yu, H. Y. ;
Singh, N. ;
Shen, N. S. ;
Sayanthan, R. D. ;
Lo, G. Q. ;
Kwong, D. -L. .
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (07) :754-756
[8]   Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec [J].
Choi, Woo Young ;
Park, Byung-Gook ;
Lee, Jong Duk ;
Liu, Tsu-Jae King .
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (08) :743-745
[9]   Hetero-Gate-Dielectric Tunneling Field-Effect Transistors [J].
Choi, Woo Young ;
Lee, Woojun .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (09) :2317-2319
[10]   Heteromaterial gate tunnel field effect transistor with lateral energy band profile modulation [J].
Cui, Ning ;
Liang, Renrong ;
Xu, Jun .
APPLIED PHYSICS LETTERS, 2011, 98 (14)