Novel and general carbon nanotube FET-based circuit designs to implement all of the 39 ternary functions without mathematical operations

被引:9
作者
Keshavarzian, Peiman [1 ]
机构
[1] Islamic Azad Univ, Dept Comp Engn, Kerman Branch, Kerman, Iran
关键词
TVL; CNTFET; Universal circuit design; Nanotube; LOGIC;
D O I
10.1016/j.mejo.2013.06.002
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose new universal designs of ternary-valued logic (TVL) with high-speed, low-power and full swing output using carbon nanotube FETs (CNTFEfs). All of the TVL functions (3(9) functions) can be implemented in these designs. Ternary value logic is a promising alternative to binary logic due to the reduced integrated circuit (IC) interconnects and chip area. Therefore, a universal design of TVL is a good direction for the future of FPGA design using CNTFET. In this paper, new universal designs of ternary-valued logic based on CNTFETs are proposed and compared with the existing resistive-load CNTFET universal TVL designs. Extensive simulations have been performed in HSPICE to investigate the distribution of power consumption and the delay of the CNTFET-based universal cells due to variations in the supply voltage, the diameter of the CNT, and the room temperature. Simulation results show that the proposed universal TVL designs result in significantly lower power consumption and delay compared with previous resistive-load CNTFET universal TVL implementations. (C) 2013 Elsevier Ltd. All rights reserved.
引用
收藏
页码:794 / 801
页数:8
相关论文
共 18 条
[1]   Carbon nanotubes for high-performance electronics - Progress and prospect [J].
Appenzeller, J. .
PROCEEDINGS OF THE IEEE, 2008, 96 (02) :201-211
[2]   LOW POWER DISSIPATION MOS TERNARY LOGIC FAMILY. [J].
Balla, Prabhakara C. ;
Antoniou, Andreas .
IEEE Journal of Solid-State Circuits, 1984, SC-19 (05) :739-749
[3]  
Chandrakasan A., 2000, DESIGN HIGH PERFORMA, P290
[4]  
Cho G., 2013, P 23 ACM INT C GREAT, P131
[5]   Fast low-power full-adders based on bridge style minority function and multiplexer for nanoscale [J].
Ebrahimi, Seyyed Ashkan ;
Keshavarzian, Peiman .
INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (06) :727-745
[6]   DEPLETION ENHANCEMENT CMOS FOR A LOW-POWER FAMILY OF 3-VALUED LOGIC-CIRCUITS [J].
HEUNG, A ;
MOUFTAH, HT .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (02) :609-616
[7]   Design of a Hybrid Memory Cell Using Memristance and Ambipolarity [J].
Junsangsri, Pilin ;
Lombardi, Fabrizio .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2013, 12 (01) :71-80
[8]   Universal ternary logic circuit design through carbon nanotube technology [J].
Keshavarzian, Peiman ;
Navi, Keivan .
INTERNATIONAL JOURNAL OF NANOTECHNOLOGY, 2009, 6 (10-11) :942-953
[9]  
Levine R., 2013, ARCHITECTURE DESIGN, P195
[10]   Growth of single-walled carbon nanotubes from discrete catalytic nanoparticles of various sizes [J].
Li, YM ;
Kim, W ;
Zhang, YG ;
Rolandi, M ;
Wang, DW ;
Dai, HJ .
JOURNAL OF PHYSICAL CHEMISTRY B, 2001, 105 (46) :11424-11431