A New Simulation Model for Nanowire-CMOS Inverter Circuit

被引：0
|
作者：
Hashim, Yasir [1 ]
机构：
[1] Univ Malaysia Pahang, Fac Engn Technol, Lebuhraya Tun Razak 263002, Pahang, Malaysia
来源：
2016 INTERNATIONAL CONFERENCE ON ADVANCED INFORMATICS - CONCEPTS, THEORY AND APPLICATION (ICAICTA) | 2016年
关键词：
CMOS; nanowire; transistor; inverter;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This This paper is to suggest a new model for predicting the static characteristics of nanowire-CMOS (NW-CMOS) inverter. This model depends on experimental (or simulated) output characteristics of load and driver transistors separately as an input data. This model used in this research to investigate the effect of length (L), oxide thickness (Tox) and numbers of nanowires in P and N-channel SiNWT on the NW-CMOS inverter output and current characteristics. This study used MuGFET simulation tool to produce the output characteristics of SiNWT which used as input to a designed MATLAB software to calculate the characteristics of NW-CMOS. The output (Vout-Vin) and current (Iout-Vin) characteristics that calculated shows excellent behaviors for digital applications.
引用
收藏
页数：6
相关论文
共 50 条
  • [41] Device Circuit Co-Design Issues in Vertical Nanowire CMOS Platform
    Maheshwaram, Satish
    Manhas, S. K.
    Kaushal, Gaurav
    Anand, Bulusu
    Singh, Navab
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (07) : 934 - 936
  • [42] A new equivalent circuit model for on-chip spiral transformers in CMOS RFICs
    Wei Jiaju
    Wang Zhigong
    Li Zhiqun
    Tang Lu
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (05)
  • [43] A new equivalent circuit model for on-chip spiral transformers in CMOS RFICs
    韦家驹
    王志功
    李智群
    唐路
    半导体学报, 2012, 33 (05) : 126 - 130
  • [44] A new power decoupling circuit for photovoltaic inverter
    Province-Ministry Joint Key Laboratory of Electromagnetic Field and Electrical Apparatus Reliability Hebei University of Technology, Tianjin
    300130, China
    Diangong Jishu Xuebao, 16 (42-48):
  • [45] A new snubber circuit for multilevel inverter and converter
    Kim, ID
    Nho, EC
    Bose, BK
    CONFERENCE RECORD OF THE 1998 IEEE INDUSTRY APPLICATIONS CONFERENCE, VOLS 1-3, 1998, : 1432 - 1439
  • [46] Propagation delay and short-circuit power dissipation modeling of the CMOS inverter
    Bisdounis, L
    Nikolaidis, S
    Koufopavlou, O
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 1998, 45 (03) : 259 - 270
  • [47] CMOS-Memristor Inverter Circuit Design and Analysis Using Cadence Virtuoso
    Sharma, Gaurav
    Bhargava, Lava
    2016 INTERNATIONAL CONFERENCE ON RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE), 2016,
  • [48] Propagation delay and short-circuit power dissipation modeling of the CMOS inverter
    Bisdounis, Labros
    Nikolaidis, Spiridon
    Koufopavlou, Odysseas
    IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 1998, 45 (03): : 259 - 270
  • [49] Power Dissipation Reduction Using Adiabatic Logic Techniques for CMOS Inverter Circuit
    Pindoo, Irfan Ahmad
    Singh, Tejinder
    Singh, Amritpal
    Chaudhary, Ankit
    Kumar, P. Mohan
    2015 6TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2015, : 49 - 54
  • [50] Design and simulation of hybrid SET-CMOS logic inverter using macro-model technique
    El Kazdir, M. S.
    Rzaizi, M.
    El Assali, K.
    Abouelaoualim, D.
    REVISTA MEXICANA DE FISICA, 2022, 68 (06)
12345