A New Simulation Model for Nanowire-CMOS Inverter Circuit

被引：0
|
作者：
Hashim, Yasir [1 ]
机构：
[1] Univ Malaysia Pahang, Fac Engn Technol, Lebuhraya Tun Razak 263002, Pahang, Malaysia
来源：
2016 INTERNATIONAL CONFERENCE ON ADVANCED INFORMATICS - CONCEPTS, THEORY AND APPLICATION (ICAICTA) | 2016年
关键词：
CMOS; nanowire; transistor; inverter;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This This paper is to suggest a new model for predicting the static characteristics of nanowire-CMOS (NW-CMOS) inverter. This model depends on experimental (or simulated) output characteristics of load and driver transistors separately as an input data. This model used in this research to investigate the effect of length (L), oxide thickness (Tox) and numbers of nanowires in P and N-channel SiNWT on the NW-CMOS inverter output and current characteristics. This study used MuGFET simulation tool to produce the output characteristics of SiNWT which used as input to a designed MATLAB software to calculate the characteristics of NW-CMOS. The output (Vout-Vin) and current (Iout-Vin) characteristics that calculated shows excellent behaviors for digital applications.
引用
收藏
页数：6
相关论文
共 50 条
  • [31] Noise modeling for RF CMOS circuit simulation
    Scholten, AJ
    Tiemeijer, LF
    van Langevelde, R
    Havens, RJ
    Zegers-van Duijnhoven, ATA
    Venezia, VC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (03) : 618 - 632
  • [32] 1V full swing bootstrapped CMOS inverter circuit
    Dejhan, K
    Tooprakai, P
    Mitatha, S
    Cheevasuvit, F
    Soonyeekan, C
    2002 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2002, : 275 - 278
  • [33] An efficient model of the CMOS Inverter for Nanometer technologies
    Palampougioukis, Orestis
    Nikolaidis, Spyridon
    2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2013, : 21 - 24
  • [34] Implementation and validation of a new diode model for circuit simulation
    Leturcq, P
    Berraies, MO
    Massol, JL
    PESC 96 RECORD - 27TH ANNUAL IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS I AND II, 1996, : 35 - 43
  • [35] A new thermal model for HBT RF circuit simulation
    Martins, E
    Swart, JW
    1997 SBMO/IEEE MTTS-S - INTERNATIONAL MICROWAVE AND OPTOELECTRONICS CONFERENCE, PROCEEDINGS, VOLS 1 AND 2, 1997, : 526 - 530
  • [36] TID Circuit Simulation in Nanowire FETs and Nanosheet FETs
    Lee, Jongwon
    Kang, Myounggon
    ELECTRONICS, 2021, 10 (08)
  • [37] Defect-Based Compact Model for Circuit Reliability Simulation in Advanced CMOS Technologies
    Esqueda, I. S.
    Barnaby, H. J.
    2013 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT (IRW), 2013, : 45 - 49
  • [38] AN IMPROVED CIRCUIT MODEL FOR CMOS LATCHUP
    HALL, JE
    SEITCHIK, JA
    ARLEDGE, LA
    YANG, P
    IEEE ELECTRON DEVICE LETTERS, 1985, 6 (07) : 320 - 322
  • [39] An analytical compact circuit model for nanowire FET
    Paul, Bipul C.
    Tu, Ryan
    Fujita, Shinobu
    Okajima, Masaki
    Lee, Thomas H.
    Nishi, Yoshio
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) : 1637 - 1644
  • [40] Mixed-mode simulation and analysis of 3D double gate junctionless nanowire transistor for CMOS circuit applications
    Baidya, Achinta
    Lenka, Trupti Ranjan
    Baishya, Srimanta
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 100 : 14 - 23
12345