A New Simulation Model for Nanowire-CMOS Inverter Circuit

被引：0
|
作者：
Hashim, Yasir [1 ]
机构：
[1] Univ Malaysia Pahang, Fac Engn Technol, Lebuhraya Tun Razak 263002, Pahang, Malaysia
来源：
2016 INTERNATIONAL CONFERENCE ON ADVANCED INFORMATICS - CONCEPTS, THEORY AND APPLICATION (ICAICTA) | 2016年
关键词：
CMOS; nanowire; transistor; inverter;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This This paper is to suggest a new model for predicting the static characteristics of nanowire-CMOS (NW-CMOS) inverter. This model depends on experimental (or simulated) output characteristics of load and driver transistors separately as an input data. This model used in this research to investigate the effect of length (L), oxide thickness (Tox) and numbers of nanowires in P and N-channel SiNWT on the NW-CMOS inverter output and current characteristics. This study used MuGFET simulation tool to produce the output characteristics of SiNWT which used as input to a designed MATLAB software to calculate the characteristics of NW-CMOS. The output (Vout-Vin) and current (Iout-Vin) characteristics that calculated shows excellent behaviors for digital applications.
引用
收藏
页数：6
相关论文
共 50 条
  • [1] Simulation and Transient Analysis of Organic/Inorganic CMOS Inverter Circuit
    Satyala, Nikhil
    Pieper, Ron
    Wondmagegn, Wudyalew
    SSST: 2009 41ST SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2009, : 324 - 329
  • [2] Simulation of Total Ionizing Dose Effects Technique for CMOS Inverter Circuit
    Gao, Tianzhi
    Yin, Chenyu
    Chen, Yaolin
    Chen, Ruibo
    Yan, Cong
    Liu, Hongxia
    MICROMACHINES, 2023, 14 (07)
  • [3] Characteristics of nanowire CMOS inverter with gate overlap
    Kim, Sangsig (sangsig@korea.ac.kr), 1600, Korean Institute of Electrical Engineers (66):
  • [4] Characteristics of nanowire CMOS inverter with gate overlap
    Yoo, Jeuk
    Kim, Yoonjoong
    Lim, Doohyeok
    Kim, Sangsig
    Transactions of the Korean Institute of Electrical Engineers, 2017, 66 (10): : 1494 - 1498
  • [5] CMOS Inverter as Analog Circuit: An Overview
    Bae, Woorham
    JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2019, 9 (03)
  • [6] A PHYSICAL PARAMETRIC TRANSISTOR MODEL FOR CMOS CIRCUIT SIMULATION
    YU, SP
    FRANZ, AF
    MIHRAN, TG
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (10) : 1038 - 1052
  • [7] Mixed Mode Circuit Simulation of a Junction less transistor and a comparative study with CMOS Inverter
    Biju, Nitha M.
    Aswathy, M.
    Komaragiri, Rama
    2013 THIRD INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATIONS (ICACC 2013), 2013, : 141 - 144
  • [8] Single-Nanowire CMOS Inverter based on Ambipolar Si Nanowire FETs
    Yuan, Hui
    Li, Qiliang
    Zhu, Hao
    Li, Haitao
    Ioannou, Dimitris
    Richter, Curt A.
    LOW-DIMENSIONAL NANOSCALE ELECTRONIC AND PHOTONIC DEVICES 5 -AND- STATE-OF-THE-ART PROGRAM ON COMPOUND SEMICONDUCTORS 54 (SOTAPOCS 54), 2012, 50 (06): : 151 - 156
  • [9] An Analytical Model for the CMOS Inverter
    Chaourani, P.
    Messaris, I
    Fasarakis, N.
    Ntogramatzi, M.
    Goudos, S.
    Nikolaidis, S.
    2014 24TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2014,
  • [10] Circuit simulation model for ultimately-scaled ballistic nanowire MOSFETs
    Numata, Tatsuhiro
    Uno, Shigeyasu
    Nakazato, Kazuo
    IEICE ELECTRONICS EXPRESS, 2013, 10 (01):
12345