New dual-material SG nanoscale MOSFET: Analytical threshold-voltage model

被引：70
|
作者：
Kumar, MJ [1 ]
Orouji, AA
Dhakad, H
机构：
[1] Indian Inst Technol, Dept Elect Engn, New Delhi 110016, India
[2] Semnan Univ, Dept Elect Engn, Semnan 35195363, Iran
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2006年 / 53卷 / 04期
关键词：
device scaling; insulated gate field effect transistor; short-channel effects (SCEs); surrounding-gate (SGT) MOSFET; threshold voltage; two-dimensional (2-D) modeling;
D O I：
10.1109/TED.2006.870422
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new analytical model for the surface potential and threshold voltage of a surrounding-gate MOSFET with dual-material gate is presented to investigate the short-channel effects. The model results accurately predict the threshold-voltage "rolloff" for channel lengths even less than 90 urn. The accuracy of the model results is verified using two-dimensional simulation.
引用
收藏
页码：920 / 923
页数：4
相关论文
共 50 条
  • [21] A ballistic model for subthreshold current and threshold voltage of the dual-material-gate nanosheet MOSFET
    Chiang, Te-Kuang
    MICRO AND NANOSTRUCTURES, 2024, 187
  • [22] On the Reliability of Interconnected CMOS Gates Considering MOSFET Threshold-Voltage Variations
    Sulieman, Mawahib Hussein
    NANO-NET, 2009, 20 : 251 - 258
  • [23] Analytical model to evaluate threshold voltage of GaN based HEMT involving nanoscale material parameters
    Madhulika
    Malik, A.
    Jain, N.
    Mishra, M.
    Kumar, S.
    Rawal, D. S.
    Singh, A. K.
    SUPERLATTICES AND MICROSTRUCTURES, 2021, 152
  • [24] SiC MOSFET Threshold-Voltage Instability Under High Temperature Aging
    Liu, Yang
    Chen, Xianping
    Zhao, ZhaoHui
    Li, ZhiGang
    Lu, CaiTao
    Zhang, JingGuo
    Ye, Huaiyu
    Koh, Sau Wee
    Wang, LiGen
    Zhang, Guoqi
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 347 - 350
  • [25] A 2D threshold-voltage model for small MOSFET with quantum-mechanical effects
    Xu, J. P.
    Li, Y. P.
    Lai, P. T.
    Chen, W. B.
    Xu, S. G.
    Guan, J. G.
    MICROELECTRONICS RELIABILITY, 2008, 48 (01) : 23 - 28
  • [26] SUBSTRATE-BIAS-DEPENDENT THRESHOLD-VOLTAGE MODEL OF SHORT-CHANNEL MOSFET - COMMENT
    DIMITRIJEV, S
    ZUPAC, D
    STOJADINOVIC, D
    SOLID-STATE ELECTRONICS, 1995, 38 (01) : 267 - 267
  • [27] A 2-D threshold-voltage model for small MOSFET with quantum-mechanical effects
    Xu, J. P.
    Li, Y. P.
    Lai, P. T.
    Chen, W. B.
    Xu, S. G.
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 253 - 256
  • [28] 2-D Analytical Modeling of Threshold Voltage for Graded-Channel Dual-Material Double-Gate MOSFETs
    Goel, Ekta
    Kumar, Sanjay
    Singh, Kunal
    Singh, Balraj
    Kumar, Mirgender
    Jit, Satyabrata
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (03) : 966 - 973
  • [29] A center-potential-based threshold voltage model for a graded-channel dual-material double-gate strained-Si MOSFET with interface charges
    Subba Rao Suddapalli
    Bheema Rao Nistala
    Journal of Computational Electronics, 2019, 18 : 1173 - 1181
  • [30] A center-potential-based threshold voltage model for a graded-channel dual-material double-gate strained-Si MOSFET with interface charges
    Suddapalli, Subba Rao
    Nistala, Bheema Rao
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2019, 18 (04) : 1173 - 1181
12345