TSV Modeling and Thermal Analysis Based on 3D Package

被引：0
|
作者：
Tian Wenchao [1 ]
Wang Wenlong [1 ]
Wang Hongming [1 ]
机构：
[1] Xidian Univ, Sch Electromech Engn, Xian 710071, Shaanxi, Peoples R China
来源：
2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012) | 2012年
关键词：
TSV; 3D lamination; electronic packaging;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
TSV heat models with different pitches, straight through holes and circular truncated cones are established. Simulation results are obtained, and compared with wire bonding results. The conclusion that the heat dissipation effect of TSV technology is better than that of wire bonding technology is obtained. Heat dissipation effect has nothing to do with TSV shape under the same TSV pitches.
引用
收藏
页码：545 / 547
页数：3
相关论文
共 50 条
  • [21] Analysis of Thermal Cycling Testing for a 3D Integrated Package with Inter-Chip Microbumps
    Wang, Qiang
    Xie, Weidong
    Ahmad, Mudasir
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 1243 - 1249
  • [22] Design and Optimization of Thermal-Mechanical Reliability of a TSV 3D Packaged Thermal Wind Sensor
    Gao, Shixuan
    Yi, Zhenxiang
    Ye, Yizhou
    Huang, Qing-An
    Qin, Ming
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 584 - 587
  • [23] Imitation chip design based on TSV 2.5D package
    Gao Nayan
    Cao Yuyuan
    Zhu Yuan
    Ming Xuefei
    2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
  • [24] 3D TCAD Modeling For Stress Management In Through Silicon Via (TSV) Stacks
    Xu, Xiaopeng
    Karmarkar, Aditya
    STRESS MANAGEMENT FOR 3D ICS USING THROUGH SILICON VIAS: INTERNATIONAL WORKSHOP ON STRESS MANAGEMENT FOR 3D ICS USING THROUGH SILICON VIAS, 2011, 1378 : 53 - +
  • [25] Thermal Characterization of TSV Array as Heat Removal Element in 3D IC Stacking
    Zhang, L.
    Li, H. Y.
    Lo, G. Q.
    Tan, C. S.
    PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 153 - 156
  • [26] Parasitics Extraction, Wideband Modeling and Sensitivity Analysis of Through-Strata-Via (TSV) in 3D Integration/Packaging
    Xu, Zheng
    Gu, Xiaoxiong
    Lu, Jian-Qiang
    2011 22ND ANNUAL IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2011,
  • [27] 3D Stack Method for Micro-PNT Based on TSV Technology
    Duan, Xiaomin
    Cao, Huiliang
    Liu, Zhiyu
    2017 IEEE 3RD INFORMATION TECHNOLOGY AND MECHATRONICS ENGINEERING CONFERENCE (ITOEC), 2017, : 172 - 175
  • [28] Clock Tree Synthesis for TSV-Based 3D IC Designs
    Kim, Tak-Yung
    Kim, Taewhan
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2011, 16 (04)
  • [29] GUIDELINE TO AVOID CRACKING IN 3D TSV DESIGN
    Zhang, Zhen
    2010 12TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 2010,
  • [30] TSV modelling in 3D IC thermoelectric simulation
    Ye, Tongyang
    Hou, Ligang
    Zhang, Shier
    Wang, Jinhui
    Peng, Xiaohong
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 678 - 681
12345