A new analytical model to determine the drain-source series resistance of FOLD MOSFET

被引:8
作者
Kumar, A
Kalra, E
Haldar, S
Gupta, RS
机构
[1] Univ Delhi, Dept Elect Sci, Semicond Device Res Lab, New Delhi 110021, India
[2] Moti Lal Nehru Coll, Dept Phys, New Delhi 110021, India
关键词
D O I
10.1088/0268-1242/14/6/301
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An analytical model to determine the intrinsic drain-source series resistance of a fully overlapped lightly doped drain (FOLD) MOSFET is presented. Considering outer and inner fringing capacitances and the depletion of the n(-) surface caused by the normal electric field from the gate, I-V characteristics, transconductance, drain conductance, channel resistance, cut-off frequency and transit time are studied. It is shown that, because of the lesser parasitic resistance of the FOLD structure, the device provides higher current driving ability than the lightly doped drain and can suppress hot carrier degradation by avoiding degradation due to the depletion of the n(-) region by electrons trapped in the sidewall. Some of the predictions of the model are verified with experimental data.
引用
收藏
页码:489 / 495
页数:7
相关论文
共 15 条
[1]   A FUNDAMENTAL PERFORMANCE LIMIT OF OPTIMIZED 3.3-V SUB-QUARTER-MICROMETER FULLY OVERLAPPED LDD MOSFETS [J].
BRYANT, A ;
ELKAREH, B ;
FURUKAWA, T ;
NOBLE, WP ;
NOWAK, EJ ;
SCHWITTEK, W ;
TONTI, W .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (05) :1208-1215
[2]   A NEW MOSFET WITH LARGE-TILT-ANGLE IMPLANTED DRAIN (LATID) STRUCTURE [J].
HORI, T ;
KURIMOTO, K .
IEEE ELECTRON DEVICE LETTERS, 1988, 9 (06) :300-302
[3]   HOT-ELECTRON-INDUCED MOSFET DEGRADATION - MODEL, MONITOR, AND IMPROVEMENT [J].
HU, CM ;
TAM, SC ;
HSU, FC ;
KO, PK ;
CHAN, TY ;
TERRILL, KW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) :375-385
[4]  
HUANG GS, 1987, IEEE T ELECTRON DEV, V34, P1311, DOI 10.1109/T-ED.1987.23086
[5]  
Huang T., 1986, International Electron Devices Meeting 1986. Technical Digest (Cat. No.86CH2381-2), P742
[6]  
Inuishi M., 1991, International Electron Devices Meeting 1991. Technical Digest (Cat. No.91CH3075-9), P371, DOI 10.1109/IEDM.1991.235376
[7]  
Izawa R., 1987, IEDM, P38
[8]   AN ANALYTICAL ONE-DIMENSIONAL MODEL FOR LIGHTLY DOPED DRAIN (LDD) MOSFET DEVICES [J].
LAI, FSJ ;
SUN, JYC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (12) :2803-2811
[9]   DRAIN STRUCTURE OPTIMIZATION FOR HIGHLY RELIABLE DEEP-SUBMICROMETER N-CHANNEL MOSFET [J].
MATSUOKA, F ;
KASAI, K ;
OYAMATSU, H ;
KINUGAWA, M ;
MAEGUCHI, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (03) :420-426
[10]   DESIGN AND CHARACTERISTICS OF THE LIGHTLY DOPED DRAIN-SOURCE (LDD) INSULATED GATE FIELD-EFFECT TRANSISTOR [J].
OGURA, S ;
TSANG, PJ ;
WALKER, WW ;
CRITCHLOW, DL ;
SHEPARD, JF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (08) :1359-1367