Study on Race and Hazard of Combinational Logic Circuit

被引：0
|
作者：
Wang Xiuling [1 ]
Wang Haocheng [1 ]
机构：
[1] Inner Mongolia Univ Technol, Coll Informat Engn, Hohhot 010051, Inner Mongolia, Peoples R China
来源：
INTELLIGENCE COMPUTATION AND EVOLUTIONARY COMPUTATION | 2013年 / 180卷
关键词：
combinational logic circuit; race hazard; detect; elimination; SWITCHING CIRCUITS;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
The reasons and types, detection methods, elimination and simulation of the race and hazard phenomenon in combination logic circuit are introduced and analyzed. The removing methods of race and hazard are pointed out with examples.
引用
收藏
页码：281 / 286
页数：6
相关论文
共 50 条
  • [41] Indicating combinational logic decomposition
    Toms, W. B.
    Edwards, D. A.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2011, 5 (04): : 331 - 341
  • [42] Study On the Impact of CDFG On The Design Aspects Of Combinational Logic Circuits
    Balamurugan, V.
    Nandhitha, N. M.
    2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 340 - 343
  • [43] Robust Flip-Flop Circuit against Soft Errors for Combinational and Sequential Logic Circuits
    Uemura, Taiki
    Tosaka, Yoshiharu
    Matsuyama, Hideya
    Takahisa, Keiji
    Fukuda, Mitsuhiro
    Hatanaka, Kichiji
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (04)
  • [44] DETERMINATION OF COMBINATIONAL LOGIC-CIRCUIT RELIABILITY THROUGH GENERATION OF FAULT-DIAGNOSIS TESTS
    DOKOUZGIANNIS, SP
    KONTOLEON, JM
    MICROELECTRONICS AND RELIABILITY, 1988, 28 (04): : 541 - 545
  • [45] Automatic Synthesis of Combinational Logic Circuit with Gene Expression-based Clonal Selection Algorithm
    Gan, Zhaohui
    Shang, Tao
    Shi, Gang
    Chen, Chao
    ICNC 2008: FOURTH INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, VOL 6, PROCEEDINGS, 2008, : 278 - +
  • [46] DNA computing for combinational logic
    Chuan ZHANG
    Lulu GE
    Yuchen ZHUANG
    Ziyuan SHEN
    Zhiwei ZHONG
    Zaichen ZHANG
    Xiaohu YOU
    ScienceChina(InformationSciences), 2019, 62 (06) : 5 - 20
  • [47] Robust flip-flop circuit against soft errors for combinational and sequential logic circuits
    Fujitsu Microelectronics Ltd., 1500 Mizono, Tado, Kuwana, Mie 511-0192, Japan
    不详
    Jpn. J. Appl. Phys., 1600, 4 PART 2
  • [48] PROPAGATION DELAY-TIME MEASUREMENT THROUGH COMBINATIONAL LOGIC-CIRCUIT USING THE HETERODYNE TECHNIQUE
    PETROVIC, B
    STOJCEV, M
    KRSTIC, D
    MEASUREMENT SCIENCE AND TECHNOLOGY, 1995, 6 (07) : 1028 - 1034
  • [49] An Improved GA for Combinational Logic Expressions
    Kang Lishan
    WuhanUniversityJournalofNaturalSciences, 1998, (01) : 17 - 20
  • [50] Combinational logic circuits with photonic devices
    Schiopu, P
    Degeratu, V
    Degeratu, S
    SIOEL '99: SIXTH SYMPOSIUM ON OPTOELECTRONICS, 2000, 4068 : 584 - 590
12345