Study on Race and Hazard of Combinational Logic Circuit

被引：0
|
作者：
Wang Xiuling [1 ]
Wang Haocheng [1 ]
机构：
[1] Inner Mongolia Univ Technol, Coll Informat Engn, Hohhot 010051, Inner Mongolia, Peoples R China
来源：
INTELLIGENCE COMPUTATION AND EVOLUTIONARY COMPUTATION | 2013年 / 180卷
关键词：
combinational logic circuit; race hazard; detect; elimination; SWITCHING CIRCUITS;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
The reasons and types, detection methods, elimination and simulation of the race and hazard phenomenon in combination logic circuit are introduced and analyzed. The removing methods of race and hazard are pointed out with examples.
引用
收藏
页码：281 / 286
页数：6
相关论文
共 50 条
  • [31] Low cost circuit-level soft error mitigation techniques for combinational logic
    Rajaei, R.
    Tabandeh, M.
    Fazeli, M.
    SCIENTIA IRANICA, 2015, 22 (06) : 2401 - 2414
  • [32] Kernel-Based Circuit Partition Approach to Mitigate Combinational Logic Soft Errors
    Mahatme, N. N.
    Gaspard, N. J.
    Assis, T.
    Chatterjee, I.
    Loveless, T. D.
    Bhuva, B. L.
    Robinson, W. H.
    Massengill, L. W.
    Wen, S. -J.
    Wong, R.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (06) : 3274 - 3281
  • [33] LOGIC DESIGN .2. COMBINATIONAL LOGIC
    HOLDSWORTH, B
    ZISSOS, L
    WIRELESS WORLD, 1977, 83 (1494): : 49 - 53
  • [34] Simulation-Based Maximum Coverage Hazard Detection and Elimination Analysis, Supporting Combinational Logic Loops
    Chatzivangelis, Nikolaos
    Valiantzas, Dimitris
    Sotiriou, Christos
    Lilitsis, Iordanis
    PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,
  • [35] Transforming Probabilities With Combinational Logic
    Qian, Weikang
    Riedel, Marc D.
    Zhou, Hongchao
    Bruck, Jehoshua
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (09) : 1279 - 1292
  • [36] DNA computing for combinational logic
    Chuan Zhang
    Lulu Ge
    Yuchen Zhuang
    Ziyuan Shen
    Zhiwei Zhong
    Zaichen Zhang
    Xiaohu You
    Science China Information Sciences, 2019, 62
  • [37] Fast hazard detection in combinational circuits
    Jeong, C
    Nowick, SM
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 592 - 595
  • [38] COMBINATIONAL LOGIC DESIGN WITH DECODERS
    GREER, CR
    THOMPSON, RA
    IEEE TRANSACTIONS ON COMPUTERS, 1978, 27 (09) : 869 - 875
  • [39] DNA computing for combinational logic
    Zhang, Chuan
    Ge, Lulu
    Zhuang, Yuchen
    Shen, Ziyuan
    Zhong, Zhiwei
    Zhang, Zaichen
    You, Xiaohu
    SCIENCE CHINA-INFORMATION SCIENCES, 2019, 62 (06)
  • [40] VERIFICATION OF COMBINATIONAL LOGIC IN NUPRL
    BASIN, DA
    DELVECCHIO, P
    LECTURE NOTES IN COMPUTER SCIENCE, 1990, 408 : 333 - 357
12345