Study on Race and Hazard of Combinational Logic Circuit

被引：0
|
作者：
Wang Xiuling [1 ]
Wang Haocheng [1 ]
机构：
[1] Inner Mongolia Univ Technol, Coll Informat Engn, Hohhot 010051, Inner Mongolia, Peoples R China
来源：
INTELLIGENCE COMPUTATION AND EVOLUTIONARY COMPUTATION | 2013年 / 180卷
关键词：
combinational logic circuit; race hazard; detect; elimination; SWITCHING CIRCUITS;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
The reasons and types, detection methods, elimination and simulation of the race and hazard phenomenon in combination logic circuit are introduced and analyzed. The removing methods of race and hazard are pointed out with examples.
引用
收藏
页码：281 / 286
页数：6
相关论文
共 50 条
  • [1] RETRACTED: Study on race and hazard of combinational logic circuit (Retracted Article)
    Wang Xiuling
    Wang Haocheng
    2011 INTERNATIONAL CONFERENCE ON ENERGY AND ENVIRONMENTAL SCIENCE-ICEES 2011, 2011, 11 : 1278 - 1283
  • [2] Study on detecting of competition phenomena of signal for logic combinational circuit
    Li Zheying
    Ma Minjie
    Li Zhi
    2006 8TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-4, 2006, : 3288 - +
  • [3] Scaling effects in combinational logic circuit design
    Egawa, Ryusuke
    Itoh, Tasku
    Inoue, Tomoyuki
    Suzuki, Ken-ichi
    Nakamura, Tadao
    Tada, Jubei
    INFORMATION-AN INTERNATIONAL INTERDISCIPLINARY JOURNAL, 2007, 10 (05): : 695 - 702
  • [4] A logic programming framework for combinational circuit synthesis
    Tarau, Paul
    Luderman, Brenda
    LOGIC PROGRAMMING, PROCEEDINGS, 2007, 4670 : 180 - +
  • [5] Combinational circuit design using Nanomagnetic logic
    Feena, J. Jelin
    Manickavasagam, S.
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [6] Identification of Functional Hazard in Logic Combinational Networks.
    Quynh, Nguyen Xuan
    Zeszyty Naukowe Politechniki Lodzkiej, Elektryka, 1979, (65): : 81 - 97
  • [7] Combinational circuit fault diagnosis using logic emulation
    Lu, SK
    Chen, JL
    Wu, CW
    Chang, WF
    Huang, SY
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 549 - 552
  • [8] VLSI design and implementation of an improved squaring circuit by combinational logic
    Abdel-Aty-Zohdy, HS
    Hiasat, AA
    THIRTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 426 - 429
  • [9] Fault Analysis of QCA Combinational Circuit at Layout & Logic Level
    Dhare, Vaishali
    Mehta, Usha
    2015 IEEE INTERNATIONAL WIE CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (WIECON-ECE), 2015, : 22 - 26
  • [10] Realization of Complete Boolean Logic and Combinational Logic Functionalities on a Memristor-Based Universal Logic Circuit
    Xiaojuan LIAN
    Chuanyang SUN
    Zeheng TAO
    Xiang WAN
    Xiaoyan LIU
    Zhikuang CAI
    Lei WANG
    Chinese Journal of Electronics, 2024, 33 (05) : 1137 - 1146
12345