Multiplierless arrays for realization of lowpass and highpass linear phase FIR digital filters

被引:0
|
作者
Samadi, S
Nishihara, A
Fujii, N
机构
关键词
FIR digital filters; parallel structures; multiplierless structures; systolic arrays; digital signal processing;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A class of type 1 linear phase FIR digital filters is proposed, The filter can be realized using a parallel, modular and regular array structure. It is shown that, under some simple constraints, the consisting modules of the array can be realized free of multiplier coefficients. Such two dimensional mesh arrays are specially suitable for realization with special-purpose systolic hardware for high-speed digital signal processing tasks. Compared to the array structure, proposed by the authors, for multiplierless realization of maximally flat FIR digital filters, this class needs less adders to fulfill the same magnitude response requirements. Another attractive property of the proposed array is that a number of highpass or lowpass filters with different passband widths can be realized simultaneously in a very economical way.
引用
收藏
页码:1112 / 1119
页数:8
相关论文
共 50 条
  • [31] A method for synthesizing multiplierless FIR digital filters with narrow transition widths
    Chen, CK
    SIGNAL PROCESSING, 1997, 62 (03) : 351 - 360
  • [32] A new approach to the design of multiplierless FIR digital filters for quadrature demodulation
    Inkol, RJ
    Clouston, R
    Herzig, M
    Saper, RH
    1996 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING - CONFERENCE PROCEEDINGS, VOLS I AND II: THEME - GLIMPSE INTO THE 21ST CENTURY, 1996, : 28 - 31
  • [33] Explicit formulas for coefficients of maximally flat FIR low/highpass digital filters
    Khan, IR
    Ohba, R
    ELECTRONICS LETTERS, 2000, 36 (23) : 1918 - 1919
  • [34] DESIGN RULES FOR FIR LINEAR PHASE DIGITAL-FILTERS
    SMALLWOOD, RH
    ELECTRONIC ENGINEERING, 1979, 51 (625): : 21 - &
  • [35] An algorithm for the design of multiplierless approximately linear-phase lattice wave digital filters
    Yli-Kaakinen, J
    Saramäki, T
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 77 - 80
  • [36] A design flow for multiplierless linear-phase FIR filters: From system specification to Verilog code
    Jheng, KY
    Jou, SJ
    Wu, AY
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 293 - 296
  • [37] FAST MULTIPLIERLESS ARCHITECTURE FOR GENERAL PURPOSE VLSI FIR DIGITAL FILTERS.
    Shah, Imran Ali
    Bhattacharya, Arup K.
    IEEE Transactions on Consumer Electronics, 1987, CE-33 (03)
  • [38] CSDC: A new complexity reduction technique for multiplierless implementation of digital FIR filters
    Wang, Y
    Roy, K
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (09) : 1845 - 1853
  • [39] A modified micro-genetic algorithm for the design of multiplierless digital FIR filters
    Cen, L
    Lian, Y
    TENCON 2004 - 2004 IEEE REGION 10 CONFERENCE, VOLS A-D, PROCEEDINGS: ANALOG AND DIGITAL TECHNIQUES IN ELECTRICAL ENGINEERING, 2004, : A52 - A55
  • [40] A computer program for designing notch FIR linear phase digital filters
    Zahradnik, P.
    Vlček, M.
    International Review on Computers and Software, 2012, 7 (02) : 505 - 510