Multiplierless arrays for realization of lowpass and highpass linear phase FIR digital filters

被引:0
|
作者
Samadi, S
Nishihara, A
Fujii, N
机构
关键词
FIR digital filters; parallel structures; multiplierless structures; systolic arrays; digital signal processing;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A class of type 1 linear phase FIR digital filters is proposed, The filter can be realized using a parallel, modular and regular array structure. It is shown that, under some simple constraints, the consisting modules of the array can be realized free of multiplier coefficients. Such two dimensional mesh arrays are specially suitable for realization with special-purpose systolic hardware for high-speed digital signal processing tasks. Compared to the array structure, proposed by the authors, for multiplierless realization of maximally flat FIR digital filters, this class needs less adders to fulfill the same magnitude response requirements. Another attractive property of the proposed array is that a number of highpass or lowpass filters with different passband widths can be realized simultaneously in a very economical way.
引用
收藏
页码:1112 / 1119
页数:8
相关论文
共 50 条
  • [21] Comparison of Multiplierless Implementation of Nonlinear-Phase Versus Linear-Phase FIR filters
    Abbas, Muhammad
    Qureshi, Fahad
    Sheikh, Zaka Ullah
    Gustafsson, Oscar
    Johansson, Hakan
    Johansson, Kenny
    2008 42ND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-4, 2008, : 598 - 601
  • [22] HIGH-SPEED REALIZATION OF ADAPTIVE LINEAR-PHASE FIR DIGITAL-FILTERS
    KWAN, HK
    LI, QP
    IEE PROCEEDINGS-F RADAR AND SIGNAL PROCESSING, 1993, 140 (01) : 48 - 54
  • [23] IMPROVED DESIGN PROCEDURE FOR MULTIPLIERLESS FIR DIGITAL-FILTERS
    SHAFFEU, H
    JONES, MM
    GRIFFITHS, HD
    TAYLOR, JT
    ELECTRONICS LETTERS, 1991, 27 (13) : 1142 - 1144
  • [24] SYSTOLIC REALIZATION OF DELAYED 2-PATH LINEAR-PHASE FIR DIGITAL-FILTERS
    KWAN, HK
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1993, 140 (01): : 75 - 80
  • [25] Multiplierless realization of recursive digital filters using allpass structures
    Saramäki, T
    Bhattacharya, M
    2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING, 2003, : 505 - 508
  • [26] Low-sensitivity realization of linear-phase FIR digital filters using cascade form
    Tokyo Metropolitan Univ, Japan
    Electron Commun Jpn Part 1, 1988, 11 (13-23):
  • [27] Design and multiplierless realization of maximally flat FIR digital Hilbert transformers
    Samadi, S
    Igarashi, Y
    Iwakura, H
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1999, 47 (07) : 1946 - 1953
  • [28] CASCADE REALIZATION OF LINEAR-PHASE FIR FILTERS WITH LOW SENSITIVITY
    BHATTACHARYA, M
    AGARWAL, RC
    ROY, SCD
    SIGNAL PROCESSING, 1985, 9 (04) : 245 - 251
  • [29] Two-Step Optimization Approach for the Design of Multiplierless Linear-Phase FIR Filters
    Ye, Wen Bin
    Yu, Ya Jun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (05) : 1279 - 1287
  • [30] ON THE LADDER REALIZATION OF FIR DIGITAL-FILTERS
    ACHA, JI
    ROBLESDIAZ, R
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1981, 9 (02) : 236 - 239