共 50 条
- [43] Representative Path Selection for Post-Silicon Timing Prediction Under Variability PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 386 - 391
- [44] Direct Optimization of a PCI Express Link Equalization in Industrial Post-Silicon Validation 2018 IEEE 19TH LATIN-AMERICAN TEST SYMPOSIUM (LATS), 2018,
- [45] Construction of Coverage Data for Post-Silicon Validation Using Big Data Techniques 2017 24TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2017, : 46 - 49
- [46] Pattern Generation for Post-Silicon Timing Validation Considering Power Supply Noise 2014 IEEE 23RD NORTH ATLANTIC TEST WORKSHOP (NATW), 2014, : 61 - 64
- [47] Overcoming Post-Silicon Validation Challenges Through Quick Error Detection (QED) DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 320 - 325
- [49] Efficient Post-Silicon Validation of Network-on-Chip using Wireless Links 2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 371 - 376