RATS: Restoration-Aware Trace Signal Selection for Post-Silicon Validation

被引:50
作者
Basu, Kanad [1 ]
Mishra, Prabhat [1 ]
机构
[1] Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA
基金
美国国家科学基金会;
关键词
Post-silicon validation; restoration; trace buffer; trace signals;
D O I
10.1109/TVLSI.2012.2192457
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Post-silicon validation is one of the most important and expensive tasks in modern integrated circuit design methodology. The primary problem governing post-silicon validation is the limited observability due to storage of a small number of signals in a trace buffer. The signals to be traced should be carefully selected in order to maximize restoration of the remaining signals. Existing approaches have two major drawbacks. They depend on partial restorability computations that are not effective in restoring maximum signal states. They also require long signal selection time due to inefficient computation as well as operating on gate-level netlist. We have proposed a signal selection approach based on total restorability at gate-level, which is computationally more efficient (10 times faster) and can restore up to three times more signals compared to existing methods. We have also developed a register transfer level signal selection approach, which reduces both memory requirements and signal selection time by several orders-of-magnitude.
引用
收藏
页码:605 / 613
页数:9
相关论文
共 50 条
  • [41] System Margining Surrogate-Based Optimization in Post-Silicon Validation
    Elias Rangel-Patino, Francisco
    Luis Chavez-Hurtado, Jose
    Viveros-Wacher, Andres
    Ernesto Rayas-Sanchez, Jose
    Hakim, Nagib
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2017, 65 (09) : 3109 - 3115
  • [42] On Trace Buffer Reuse-Based Trigger Generation in Post-Silicon Debug
    Cheng, Yun
    Li, Huawei
    Wang, Ying
    Shen, Haihua
    Liu, Bo
    Li, Xiaowei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (10) : 2166 - 2179
  • [43] Representative Path Selection for Post-Silicon Timing Prediction Under Variability
    Xie, Lin
    Davoodi, Azadeh
    PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 386 - 391
  • [44] Direct Optimization of a PCI Express Link Equalization in Industrial Post-Silicon Validation
    Rangel-Patino, Francisco E.
    Rayas-Sanchez, Jose E.
    Vega-Ochoa, Edgar A.
    Hakim, Nagib
    2018 IEEE 19TH LATIN-AMERICAN TEST SYMPOSIUM (LATS), 2018,
  • [45] Construction of Coverage Data for Post-Silicon Validation Using Big Data Techniques
    El Mandouh, Eman
    Gamal, A.
    Khaled, A.
    Ibrahim, T.
    Wassal, Amr G.
    Hemayed, Elsayed
    2017 24TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2017, : 46 - 49
  • [46] Pattern Generation for Post-Silicon Timing Validation Considering Power Supply Noise
    Zhang, Tengteng
    Gao, Yukun
    Walker, D. M. H.
    2014 IEEE 23RD NORTH ATLANTIC TEST WORKSHOP (NATW), 2014, : 61 - 64
  • [47] Overcoming Post-Silicon Validation Challenges Through Quick Error Detection (QED)
    Lin, David
    Hong, Ted
    Li, Yanjing
    Fallah, Farzan
    Gardner, Donald S.
    Hakim, Nagib
    Mitra, Subhasish
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 320 - 325
  • [48] Embedded Debug Architecture for Bypassing Blocking Bugs During Post-Silicon Validation
    Daoud, Ehab Anis
    Nicolici, Nicola
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (04) : 559 - 570
  • [49] Efficient Post-Silicon Validation of Network-on-Chip using Wireless Links
    Rout, Sidhartha Sankar
    Basu, Kanad
    Deb, Sujay
    2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 371 - 376
  • [50] An Agile Post-Silicon Validation Methodology for the Address Translation Mechanisms of Modern Microprocessors
    Papadimitriou, George
    Chatzidimitriou, Athanasios
    Gizopoulos, Dimitris
    Morad, Ronny
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017, 17 (01) : 3 - 11