RATS: Restoration-Aware Trace Signal Selection for Post-Silicon Validation

被引:50
作者
Basu, Kanad [1 ]
Mishra, Prabhat [1 ]
机构
[1] Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA
基金
美国国家科学基金会;
关键词
Post-silicon validation; restoration; trace buffer; trace signals;
D O I
10.1109/TVLSI.2012.2192457
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Post-silicon validation is one of the most important and expensive tasks in modern integrated circuit design methodology. The primary problem governing post-silicon validation is the limited observability due to storage of a small number of signals in a trace buffer. The signals to be traced should be carefully selected in order to maximize restoration of the remaining signals. Existing approaches have two major drawbacks. They depend on partial restorability computations that are not effective in restoring maximum signal states. They also require long signal selection time due to inefficient computation as well as operating on gate-level netlist. We have proposed a signal selection approach based on total restorability at gate-level, which is computationally more efficient (10 times faster) and can restore up to three times more signals compared to existing methods. We have also developed a register transfer level signal selection approach, which reduces both memory requirements and signal selection time by several orders-of-magnitude.
引用
收藏
页码:605 / 613
页数:9
相关论文
共 50 条
  • [31] QED Post-Silicon Validation and Debug: Frequently Asked Questions
    Lin, David
    Mitra, Subhasish
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 478 - 482
  • [32] Interconnection Fabric Design for Tracing Signals in Post-Silicon Validation
    Liu, Xiao
    Xu, Qiang
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 352 - 357
  • [33] Transaction Ordering in Network-on-Chips for Post-Silicon Validation
    Gharehbaghi, Amir Masoud
    Fujita, Masahiro
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2012, E95A (12) : 2309 - 2318
  • [34] Quick Detection of Difficult Bugs for Effective Post-Silicon Validation
    Lin, David
    Hong, Ted
    Fallah, Farzan
    Hakim, Nagib
    Mitra, Subhasish
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 561 - 566
  • [35] Learn to Tune: Robust Performance Tuning in Post-Silicon Validation
    Domanski, Peter
    Pflueger, Dirk
    Latty, Raphael
    2023 IEEE EUROPEAN TEST SYMPOSIUM, ETS, 2023,
  • [36] A Methodology for SAT-based Electrical Error Debugging during Post-silicon Validation
    Kumar, Binod
    Fujita, Masahiro
    Singh, Virendra
    2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 389 - 394
  • [37] Security Capsules: An Architecture for Post-Silicon Security Assertion Validation for Systems-on-Chip
    Raja, Subashree
    Bhamidipati, Padmaja
    Liu, Xiaobang
    Vemuri, Ranga
    2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 248 - 253
  • [38] Trace Buffer Attack: Security versus Observability Study in Post-Silicon Debug
    Huang, Yuanwen
    Chattopadhyay, Anupam
    Mishra, Prabhat
    2015 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2015, : 355 - 360
  • [39] Global Transaction Ordering in Network-on-Chips for Post-Silicon Validation
    Gharehbaghi, Amir Masoud
    Fujita, Masahiro
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 284 - 289
  • [40] Post-Silicon Validation Methodology for Resource-Constrained Neuromorphic Hardware
    Lee, Yun Kwan
    Nambiar, Vishnu P.
    Goh, Kim Seng
    Anh Tuan Do
    IECON 2020: THE 46TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2020, : 3836 - 3840