RATS: Restoration-Aware Trace Signal Selection for Post-Silicon Validation

被引:50
|
作者
Basu, Kanad [1 ]
Mishra, Prabhat [1 ]
机构
[1] Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA
基金
美国国家科学基金会;
关键词
Post-silicon validation; restoration; trace buffer; trace signals;
D O I
10.1109/TVLSI.2012.2192457
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Post-silicon validation is one of the most important and expensive tasks in modern integrated circuit design methodology. The primary problem governing post-silicon validation is the limited observability due to storage of a small number of signals in a trace buffer. The signals to be traced should be carefully selected in order to maximize restoration of the remaining signals. Existing approaches have two major drawbacks. They depend on partial restorability computations that are not effective in restoring maximum signal states. They also require long signal selection time due to inefficient computation as well as operating on gate-level netlist. We have proposed a signal selection approach based on total restorability at gate-level, which is computationally more efficient (10 times faster) and can restore up to three times more signals compared to existing methods. We have also developed a register transfer level signal selection approach, which reduces both memory requirements and signal selection time by several orders-of-magnitude.
引用
收藏
页码:605 / 613
页数:9
相关论文
共 50 条
  • [21] Past Heuristics for Near-optimal Signal Restoration in Post-Silicon Validation
    Liu, Xiaobang
    Vemuri, Ranga
    2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 34 - 39
  • [22] A Hybrid Approach for Fast and Accurate Trace Signal Selection for Post-Silicon Debug
    Li, Min
    Davoodi, Azadeh
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 485 - 490
  • [23] A Hybrid Approach for Fast and Accurate Trace Signal Selection for Post-Silicon Debug
    Li, Min
    Davoodi, Azadeh
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (07) : 1081 - 1094
  • [24] On Multiplexed Signal Tracing for Post-Silicon Validation
    Liu, Xiao
    Xu, Qiang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (05) : 748 - 759
  • [25] Automated trace signals identification and state restoration for improving observability in post-silicon validation
    Ko, Ho Fai
    Nicolici, Nicola
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1140 - 1145
  • [26] Scalable Signal Selection for Post-Silicon Debug
    Hung, Eddie
    Wilton, Steven J. E.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (06) : 1103 - 1115
  • [27] Combined Inference and Satisfiability Based Methods for Complete Signal Restoration in Post-Silicon Validation
    Liu, Xiaobang
    Vemuri, Ranga
    2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 416 - 421
  • [28] Flip-flop Clustering based Trace Signal Selection for Post-Silicon Debug
    Cheng, Yun
    Li, Huawei
    Wang, Ying
    Gao, Yingke
    Liu, Bo
    Li, Xiaowei
    2017 IEEE 35TH VLSI TEST SYMPOSIUM (VTS), 2017,
  • [29] Dynamic Selection of Trace Signals for Post-Silicon Debug
    Basu, Kanad
    Mishra, Prabhat
    Patra, Priyadarsan
    Nahir, Amir
    Aadir, Alon
    2013 14TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION (MTV): COMMON CHALLENGES AND SOLUTIONS, 2013, : 62 - 67
  • [30] On Evaluating Signal Selection Algorithms for Post-Silicon Debug
    Hung, Eddie
    Wilton, Steven J. E.
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 290 - 296