RATS: Restoration-Aware Trace Signal Selection for Post-Silicon Validation

被引:50
|
作者
Basu, Kanad [1 ]
Mishra, Prabhat [1 ]
机构
[1] Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA
基金
美国国家科学基金会;
关键词
Post-silicon validation; restoration; trace buffer; trace signals;
D O I
10.1109/TVLSI.2012.2192457
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Post-silicon validation is one of the most important and expensive tasks in modern integrated circuit design methodology. The primary problem governing post-silicon validation is the limited observability due to storage of a small number of signals in a trace buffer. The signals to be traced should be carefully selected in order to maximize restoration of the remaining signals. Existing approaches have two major drawbacks. They depend on partial restorability computations that are not effective in restoring maximum signal states. They also require long signal selection time due to inefficient computation as well as operating on gate-level netlist. We have proposed a signal selection approach based on total restorability at gate-level, which is computationally more efficient (10 times faster) and can restore up to three times more signals compared to existing methods. We have also developed a register transfer level signal selection approach, which reduces both memory requirements and signal selection time by several orders-of-magnitude.
引用
收藏
页码:605 / 613
页数:9
相关论文
共 50 条
  • [1] Assertion Coverage Aware Trace Signal Selection in Post-Silicon Validation
    Liu, Xiaobang
    Vemuri, Ranga
    PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 271 - 277
  • [2] Dynamic Trace Signal Selection for Post-Silicon Validation
    Han, Kihyuk
    Yang, Joon-Sung
    Abraham, Jacob A.
    2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 302 - 307
  • [3] Trace Signal Selection for Visibility Enhancement in Post-Silicon Validation
    Liu, Xiao
    Xu, Qiang
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1338 - 1343
  • [4] Trace Signal Selection for Debugging Electrical Errors in Post-Silicon Validation
    Liu, Xiao
    Xu, Qiang
    ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 625 - 625
  • [5] Cluster Restoration-Based Trace Signal Selection for Post-Silicon Debug
    Cheng, Yun
    Li, Huawei
    Wang, Ying
    Li, Xiaowei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (04) : 767 - 779
  • [6] Combinational Trace Signal Selection with Improved State Restoration for Post-Silicon Debug
    BeigMohammadi, Siamack
    Alizadeh, Bijan
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 1369 - 1374
  • [7] Constrained Signal Selection for Post-Silicon Validation
    Basu, Kanad
    Mishra, Prabhat
    Patra, Priyadarsan
    2012 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2012, : 71 - 75
  • [8] Signal Selection Heuristics for Post-Silicon Validation
    Tummala, Suprajaa
    Liu, Xiaobang
    Vemuri, Ranga
    PROCEEDINGS OF THE TWENTYFIRST INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2020), 2020, : 401 - 407
  • [9] On Signal Selection for Visibility Enhancement in Trace-Based Post-Silicon Validation
    Liu, Xiao
    Xu, Qiang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (08) : 1263 - 1274
  • [10] Trace Signal Selection to Enhance Timing and Logic Visibility in Post-Silicon Validation
    Shojaei, Hamid
    Davoodi, Azadeh
    2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, : 168 - 172