CMOS Analog Four-Quadrant Multiplier Free of Voltage Reference Generators

被引：3

作者：

Sobrinho de Sousa, Antonio Jose ^{[1
]}

de Andrade, Fabian ^{[2
]}

dos Santos, Hildeloi ^{[2
]}

Goncalves, Gabriele ^{[2
]}

Pereira, Maicon Deivid ^{[2
]}

Santana, Edson ^{[2
]}

Cunha, Ana Isabela ^{[2
]}

机构：

[1] Univ Fed Oeste Bahia, Dept Engn Eletr, Bom Jesus Da Lapa, BA, Brazil

[2] Univ Fed Bahia, Dept Engn Eletr, Salvador, BA, Brazil

来源：

2019 32ND SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2019) | 2019年

关键词：

CMOS analog multiplier; four-quadrant multiplier; analog signal processing; MOS-TRANSISTOR MODEL; LOW-POWER; CLASS-AB;

D O I：

10.1145/3338852.3339870

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work presents a CMOS four quadrant analog multiplier architecture for application as the synapse element in analog cellular neural networks. The circuit has voltage-mode inputs and a current-mode output and includes a signal application method that avoids voltage or current reference generators. Simulations have been accomplished for a CMOS 130 nm technology, featuring +/- 50 mV input voltage range, 60 mu W static power and -25 dB maximum THD. The active area is 346 mu m(2).

引用

页数：6

共 50 条

[31] A four-quadrant analog multiplier under a single power supply voltage
Tao, Xiaobing
Liu, Chao
Zhao, Tao
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 71 (03) : 525 - 530
[32] Four-quadrant CMOS analog divider
Parnklang, J
Arammongkonwichai, C
Kongtanasunthorn, P
APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 271 - 274
[33] A symmetric complementary structure for RF CMOS analog squarer and four-quadrant analog multiplier
Li, SC
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2000, 23 (02) : 103 - 115
[34] Low Voltage Low Power Wide Range Fully Differential CMOS Four-Quadrant Analog Multiplier
Mahmoud, Soliman A.
2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 130 - 133
[35] High Bandwidth Four-Quadrant Analog Multiplier
Nikseresht, Sasan
Azhari, Seyed Javad
Danesh, Mohammadhadi
2017 25TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2017, : 210 - 215
[36] A new NMOS four-quadrant analog multiplier
Boonchu, B
Surakampontorn, W
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1004 - 1007
[37] FOUR-QUADRANT ANALOG SIGNAL MULTIPLIER.
Timonteev, V.N.
Kuz'menko, V.P.
Tkachenko, V.A.
1978, 21 (4 pt 2): : 1013 - 1015
[38] A DTMOS based Four-Quadrant Analog Multiplier
Ozer, Emre
ELECTRICA, 2020, 20 (02): : 207 - 217
[39] A novel current-mode four-quadrant CMOS analog multiplier/divider
Alikhani, Amir
Ahmadi, Arash
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2012, 66 (07) : 581 - 586
[40] CMOS Design and Analysis of Four-Quadrant Analog Multiplier Circuit for LF Applications
Gond, Abhishek Kumar
Pandit, Soumya
PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON COMMUNICATION, DEVICES AND COMPUTING, 2020, 602 : 279 - 289

← 1 2 3 4 5 →