A 13.1-to-28GHz Fractional-N PLL in 32nm SOI CMOS with a ΔΣ Noise-Cancellation Scheme

被引：0
|
作者：
Ferriss, Mark [1 ]
Sadhu, Bodhisatwa [1 ]
Rylyakov, Alexander [1 ]
Ainspan, Herschel [1 ]
Friedman, Daniel [1 ]
机构：
[1] IBM Res, Yorktown Hts, NY 10598 USA
来源：
2015 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC) | 2015年 / 58卷
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：192 / U267
页数：3
相关论文
共 50 条
  • [21] A 2.7-to-4.3GHz, 0.16psrms-Jitter,-246.8dB-FOM, Digital Fractional-N Sampling PLL in 28nm CMOS
    Gao, Xiang
    Burg, Olivier
    Wang, Haisong
    Wu, Wanghua
    Tu, Cao-Thong
    Manetakis, Konstantinos
    Zhang, Fan
    Tee, Luns
    Yayla, Mustafa
    Xiang, Sining
    Tsang, Randy
    Lin, Li
    2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2016, 59 : 174 - U236
  • [22] A 0.1-3 GHz Wide Bandwidth Ring VCO Fractional-N PLL with Phase Interpolator in 8 nm FinFET CMOS
    An, Taek-Joon
    Kim, Ook
    Park, Jeong-Mi
    Kang, Jin-Ku
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2024, 24 (05) : 440 - 447
  • [23] A 56.4-to-63.4GHz Spurious-Free All-Digital Fractional-N PLL in 65nm CMOS
    Wu, Wanghua
    Bai, Xuefei
    Staszewski, Robert Bogdan
    Long, John R.
    2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 352 - +
  • [24] A 2 GHz fractional-N digital PLL with 1b noise shaping ΔΣ TDC
    Jee, Dong-Woo
    Seo, Young-Hun
    Park, Hong-June
    Sim, Jae-Yoon
    IEEE Symposium on VLSI Circuits, Digest of Technical Papers, 2011, : 116 - 117
  • [25] A 2 GHz Fractional-N Digital PLL with 1b Noise Shaping ΔΣ TDC
    Jee, Dong-Woo
    Seo, Young-Hun
    Park, Hong-June
    Sim, Jae-Yoon
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (04) : 875 - 883
  • [26] Fractional-N Sub-Sampling PLL Using a Calibrated Delay Line for Phase Noise Cancellation
    Renukaswamy, Pratap Tumkur
    Markulic, Nereo
    Wambacq, Piet
    Craninckx, Jan
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [27] A constant loop bandwidth in delta sigma fractional-N PLL frequency synthesizer with phase noise cancellation
    Hati, Manas Kumar
    Bhattacharyya, Tarun Kanti
    INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 175 - 188
  • [28] A Gradient Descent Bias Optimizer for Oscillator Phase Noise Reduction Demonstrated in 45nm and 32nm SOI CMOS
    Ferriss, Mark
    Sadhu, Bodhisatwa
    Friedman, Daniel
    PROCEEDINGS OF THE 2018 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2018, : 344 - 347
  • [29] An Ultracompact 9.4-14.8-GHz Transformer-Based Fractional-N All-Digital PLL in 40-nm CMOS
    Ximenes, Augusto Ronchini
    Vlachogiannakis, Gerasimos
    Staszewski, Robert Bogdan
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2017, 65 (11) : 4241 - 4254
  • [30] Design of a 1-V 3-mW 2.4-GHz Fractional-N PLL Synthesizer in 65nm CMOS
    Lee, Yongho
    Kim, Seungsoo
    Shin, Hyunchol
    PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 230 - 231
12345