Highly Efficient Comparator Design Automation for TIQ Flash A/D Converter

被引:3
|
作者
Kim, Insoo [1 ]
Yoo, Jincheol
Kim, JongSoo [2 ]
Choi, Kyusun [1 ]
机构
[1] Penn State Univ, University Pk, PA 16802 USA
[2] Univ Ulsan, Sch Elect Engn, Ulsan, South Korea
关键词
flash A/D converter; CMOS inverter; comparator; threshold inverter quantization (TIQ); analog design automation;
D O I
10.1093/ietfec/e91-a.12.3415
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Threshold Inverter Quantization (TIQ) technique has been gaining its importance in high speed flash A/D converters due to its fast data conversion speed. It eliminates the need of resistor ladders for reference voltages generation which requires substantial power consumption. The key to TIQ comparators design is to generate 2 '' - 1 different sized TIQ comparators for an n-bit A/D converter. This paper presents a highly efficient TIQ comparator design methodology based on an analytical model as well as SPICE simulation experimental model. One can find any sets of TIQ comparators efficiently using the proposed method. A 6-bit TIQ A/D converter has been designed in a 0.18 mu m standard CMOS technology using the proposed method, and compared to the previous measured results in order to verify the proposed methodology.
引用
收藏
页码:3415 / 3422
页数:8
相关论文
共 27 条
  • [21] Design of Low Power, High Speed, Low Offset and Area Efficient Dynamic-Latch Comparator for SAR-ADC
    Bandla, Kasi
    Harikrishnan, A.
    Pal, Dipankar
    PROCEEDINGS OF 2020 INTERNATIONAL CONFERENCE ON INNOVATIVE TRENDS IN COMMUNICATION AND COMPUTER ENGINEERING (ITCE), 2020, : 299 - 302
  • [22] Design of a low-power flash analog-to-digital converter chip for temperature sensors in 0.18 μm CMOS process
    Al, Al
    Reaz, Mamun Bin Ibne
    Jalil, Jubayer
    Alauddin, Mohd
    Ali, Mohd
    ACTA SCIENTIARUM-TECHNOLOGY, 2015, 37 (01) : 33 - 40
  • [23] Design of Area Efficient Single Bit Comparator Circuit using Quantum dot Cellular Automata and its Digital Logic Gates Realization
    Chakrabarty, R.
    Roy, S.
    Pathak, T.
    Mandal, N. Kumar
    INTERNATIONAL JOURNAL OF ENGINEERING, 2021, 34 (12):
  • [24] Design of area efficient single bit comparator circuit using quantum dot cellular automata and its digital logic gates realization
    Chakrabarty R.
    Roy S.
    Pathak T.
    Kumar Mandal N.
    International Journal of Engineering, Transactions B: Applications, 2021, 34 (12):
  • [25] Design of a Low-Power and Low-Area 8-Bit Flash ADC Using a Double-Tail Comparator on 180 nm CMOS Process
    Thai, Hong-Hai
    Pham, Cong-Kha
    Le, Duc-Hung
    SENSORS, 2023, 23 (01)
  • [26] An Area-Efficient and Low-Power Comparator for Type-III Compensated Voltage-Mode Control DC-DC Buck Converter in 65nm CMOS Technology Process
    Montaos, Ecclesiastes G. Jr Jr
    Caberos, Aileen B.
    Vinalon, Leocarl M.
    ISCIT 2019: PROCEEDINGS OF 2019 19TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2019, : 113 - 117
  • [27] Design and implementation of an untrimmed MOSFET-only 10-bit A/D converter with -79-dB THD
    Hammerschmied, CM
    Huang, QT
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (08) : 1148 - 1157