Process Variability Effect on Soft Error Rate by Characterization of Large Number of Samples

被引:10
|
作者
Gasiot, Gilles [1 ]
Castelnovo, Alexandro [2 ]
Glorieux, Maximilien [1 ]
Abouzeid, Fady [1 ]
Clerc, Sylvain [1 ]
Roche, Philippe [1 ]
机构
[1] STMicroelectronics, F-38926 Crolles, France
[2] STMicroelectronics, I-20864 Agrate Brianza, MB, Italy
关键词
Neutrons; Error analysis; Semiconductor device measurement; Random access memory; Sampling methods; System-on-a-chip; Semiconductor device reliability; soft error rate (SER) experimental characterization; Alpha and neutron; die-to-die variability; hardness assurance; large sampling; process variability;
D O I
10.1109/TNS.2012.2225447
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For the first time die-to-die soft error rate (SER) variability from process manufacturing is experimentally characterized by irradiating a very large number of samples from a single wafer. Alpha and neutron SER is measured and reported as a function of original location on wafer, test dates and samples capacity. CAD tools are then used to evaluate their capacity to assess die-to-die alpha and neutron SER variability.
引用
收藏
页码:2914 / 2919
页数:6
相关论文
共 50 条
  • [21] Statistical Analysis of Soft Error Rate in Digital Logic Design Including Process Variations
    Yao, Jian
    Ye, Zuochang
    Li, Miao
    Li, Yanfeng
    Schrimpf, R. D.
    Fleetwood, D. M.
    Wang, Yan
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (06) : 2811 - 2817
  • [22] Multiscale multifractal analysis of heart rate variability recordings with a large number of occurrences of arrhythmia
    Gieraltowski, J.
    Zebrowski, J. J.
    Baranowski, R.
    PHYSICAL REVIEW E, 2012, 85 (02)
  • [23] Critical charge characterization for soft error rate modeling in 90nm SRAM
    Naseer, Riaz
    Boulghassoul, Younes
    Draper, Jeff
    DasGupta, Sandeepan
    Witulski, Art
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1879 - +
  • [24] GPU-Accelerated Soft Error Rate Analysis of Large-Scale Integrated Circuits
    Sabet, M. Amin
    Ghavami, Behnam
    Raji, Mohsen
    IEEE DESIGN & TEST, 2018, 35 (06) : 78 - 85
  • [25] Soft Error Rate Reduction of Combinational Circuits Using Gate Sizing in the Presence of Process Variations
    Raji, Mohsen
    Ghavami, Behnam
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (01) : 247 - 260
  • [26] Impact of Process Variability on Write Error Rate and Read Disturbance in STT-MRAM Devices
    Song, Jeehwan
    Dixit, Hemant
    Behin-Aein, Behtash
    Kim, Chris H.
    Taylor, William
    IEEE TRANSACTIONS ON MAGNETICS, 2020, 56 (12)
  • [27] Neutron Shielding Effect of Stacked Servers and Its Impact on Reduction of Soft Error Rate
    Kato, Takashi
    Akano, Ryoto
    Uemura, Taiki
    Watanabe, Yukinobu
    Matsuyama, Hideya
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (06) : 3408 - 3415
  • [28] THE EFFECT OF COSMIC-RAYS ON THE SOFT ERROR RATE OF A DRAM AT GROUND-LEVEL
    OGORMAN, TJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (04) : 553 - 557
  • [29] Characterization of the factors that determine the effect of sympathetic stimulation on heart rate variability
    Kim, YH
    Ahmed, MW
    Kadish, AH
    Goldberger, JJ
    PACE-PACING AND CLINICAL ELECTROPHYSIOLOGY, 1997, 20 (08): : 1936 - 1946
  • [30] The Impact of Timing Yield Improvement Under Process Variation on Flip-Flops Soft Error Rate
    Mostafa, Hassan
    Anis, M.
    Elmasry, M.
    2009 1ST ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2009, : 109 - 117