Process Variability Effect on Soft Error Rate by Characterization of Large Number of Samples

被引：10

作者：

Gasiot, Gilles ^{[1
]}

Castelnovo, Alexandro ^{[2
]}

Glorieux, Maximilien ^{[1
]}

Abouzeid, Fady ^{[1
]}

Clerc, Sylvain ^{[1
]}

Roche, Philippe ^{[1
]}

机构：

[1] STMicroelectronics, F-38926 Crolles, France

[2] STMicroelectronics, I-20864 Agrate Brianza, MB, Italy

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2012年 / 59卷 / 06期

关键词：

Neutrons; Error analysis; Semiconductor device measurement; Random access memory; Sampling methods; System-on-a-chip; Semiconductor device reliability; soft error rate (SER) experimental characterization; Alpha and neutron; die-to-die variability; hardness assurance; large sampling; process variability;

D O I：

10.1109/TNS.2012.2225447

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

For the first time die-to-die soft error rate (SER) variability from process manufacturing is experimentally characterized by irradiating a very large number of samples from a single wafer. Alpha and neutron SER is measured and reported as a function of original location on wafer, test dates and samples capacity. CAD tools are then used to evaluate their capacity to assess die-to-die alpha and neutron SER variability.

引用

页码：2914 / 2919

页数：6

共 50 条

[1] Impact of soft-error-rate variability on checkpoint mechanism
Jia W.-T.
Zhang C.-Y.
1790, Science Press (39): : 1790 - 1800
[2] Sleep Transistors to Improve the Process Variability and Soft Error Susceptibility
Zimpeck, Alexandra L.
Meinhardt, Cristina
Artola, Laurent
Hubert, Guillaume
Kastensmidt, Fernanda L.
Reis, Ricardo
2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 582 - 585
[3] The effect of threshold voltages on the soft error rate
Degalahal, V
Ramanarayanan, R
Vijaykrishnan, N
Xie, Y
Irwin, MJ
ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 503 - 508
[4] Effect of power optimizations on soft error rate
Degalahal, Vijay
Ramanarayanan, R.
Vijaykrishnan, Narayanan
Xie, Y.
Irwin, M. J.
VLSI-SOC: FROM SYSTEMS TO CHIPS, 2006, 200 : 1 - +
[5] Synergistic Effect of BTI and Process Variations on the Soft Error Rate Estimation in Digital Circuits
Li, Linzhe
Xiao, Liyi
Liu, He
Mao, Zhigang
IEEE ACCESS, 2022, 10 : 64161 - 64171
[6] Scaling Trends and the Effect of Process Variations on the Soft Error Rate of advanced FinFET SRAMs
Narasimham, B.
Luk, H.
Paone, C.
Montoya, A-R.
Riehle, T.
Smith, M.
Tsau, L.
2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS, 2023,
[7] Effects of Energy-Deposition Variability on Soft Error Rate Prediction
Weeden-Wright, Stephanie L.
King, Michael P.
Hooten, Nicholas C.
Bennett, William G.
Sierawski, Brian D.
Schrimpf, Ronald D.
Weller, Robert A.
Reed, Robert A.
Mendenhall, Marcus H.
Fleetwood, Daniel M.
Alles, Michael L.
Baumann, Robert C.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2015, 62 (05) : 2181 - 2186
[8] Experimental characterization of process corners effect on SRAM Alpha and Neutron Soft Error Rates
Gasiot, Gilles
Glorieux, Maximilien
Uznanski, Slawosz
Clerc, Sylvain
Roche, Philippe
2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
[9] Cosmic-ray soft error rate characterization of a standard 0.6-μm CMOS process
Hazucha, P
Svensson, C
Wender, SA
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (10) : 1422 - 1429
[10] Effect of Bias Temperature Instability on Soft Error Rate
Wang, Zhen
Jiang, Jianhui
ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2015, 2015, 9532 : 736 - 745

← 1 2 3 4 5 →