Design of High Efficiency Integrated Voltage Regulators with Embedded Magnetic Core Inductors

被引：34

作者：

Mueller, S. ^{[1
]}

Ahmed, K. Z. ^{[1
]}

Singh, A. ^{[1
]}

Davis, A. K. ^{[1
]}

Mukhopadyay, S. ^{[1
]}

Swaminathan, M. ^{[1
]}

Mano, Y. ^{[2
]}

Wang, Y. ^{[3
]}

Wong, J. ^{[3
]}

Bharathi, S. ^{[3
]}

Moghadam, H. Fathi ^{[4
]}

Draper, D. ^{[4
]}

机构：

[1] Georgia Inst Technol, Ctr Codesign Chip, Package, Syst C3PS, Atlanta, GA 30332 USA

[2] IBIDEN, Ogaki, Gifu, Japan

[3] Xilinx, San Jose, CA USA

[4] Oracle, Redwood Shores, CA USA

来源：

2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2016年

关键词：

integrated voltage regulator; buck converter; system-in-package; embedded passives; magnetic core inductor;

D O I：

10.1109/ECTC.2016.325

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Integrated voltage regulators (IVRs) are one of the main trends in power delivery networks (PDNs) for electronic systems. A major challenge in the IVR design is to achieve sufficient integration / minimization of the required passive components of the IVR while still maintaining high power efficiency. This paper demonstrates that a buck converter type IVR designed with package embedded magnetic core inductors can achieve a very high efficiency with a substantially reduced area requirement compared to "air core" inductors. For the final design, an analytical evaluation shows 91% power efficiency for a 1.7V:1.05V conversion. Moreover, a stacked topology of the power stage allows a direct 5V:1V conversion at 79.4% efficiency eliminating the need for a separate off-package voltage regulator.

引用

页码：566 / 573

页数：8

共 24 条

[21] A Digitally Controlled Fully Integrated Voltage Regulator With On-Die Solenoid Inductor With Planar Magnetic Core in 14-nm Tri-Gate CMOS
Krishnamurthy, Harish K.
Vaidya, Vaibhav
Kumar, Pavan
Jain, Rinkle
Weng, Sheldon
Kim, Stephen T.
Matthew, George E.
Desai, Nachiket
Liu, Xiaosen
Ravichandran, Krishnan
Tschanz, James W.
De, Vivek
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (01) : 8 - 19
[22] Design and Analysis of Interposer-level Integrated Voltage Regulator for Power Noise Suppression in High Bandwidth Memory I/O Interface
Kim, Subin
Kim, Youngwoo
Cho, Kyungjun
Song, Jinwook
Park, Shinyoung
Park, Junyong
Park, Hyunwook
Jeong, Seungtaek
Kim, Joungho
2018 IEEE 27TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2018, : 159 - 161
[23] A 32-A, 5-V-Input, 94.2% Peak Efficiency High-Frequency Power Converter Module Featuring Package-Integrated Low-Voltage GaN nMOS Power Transistors
Desai, Nachiket
Then, Han Wui
Yu, Jingshu
Krishnamurthy, Harish K.
Lambert, William J.
Butzen, Nicolas
Weng, Sheldon
Schaef, Christopher
Radhakrishnan, Kaladhar
Ravichandran, Krishnan
Tschanz, James W.
De, Vivek
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (04) : 1090 - 1099
[24] Design and Analysis of On-package Inductor of an Integrated Voltage Regulator for High-Q Factor and EMI Shielding in Active Interposer based 2.5D/3D ICs
Kim, Subin
Jeong, Seungtaek
Sim, Boogyo
Lee, Seongsoo
Park, Hyunwook
Kim, Haeyeon
Kim, Joungho
2021 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY, AND EMC EUROPE (EMC+SIPI AND EMC EUROPE), 2021, : 498 - 503

← 1 2 3 →