Prediction of Wafer Map Categories Using Wafer Acceptance Test Parameters in Semiconductor Manufacturing

被引:1
|
作者
Lim, Martin Ying Song [1 ,2 ]
Sharma, Anurag [2 ]
Chin, Cheng Siong [2 ]
Yip, Tommy Chun Ming [1 ]
Ong, Jonathan Yoong Seang [1 ]
机构
[1] Globalfoundries, Singapore 738406, Singapore
[2] NewRIIS, Singapore 609607, Singapore
来源
ARTIFICIAL INTELLIGENCE APPLICATIONS AND INNOVATIONS, AIAI 2022, PART II | 2022年 / 647卷
关键词
Semiconductor manufacturing; Machine learning; Wafer Acceptance Test;
D O I
10.1007/978-3-031-08337-2_12
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The semiconductor industry is always looking for new solutions to maximize yield. Recently, the focus has been on utilizing the manufacturing data to help improve operational efficiency and early detection. This paper proposes a framework to find the best combination of machine learning models and data-balancing methods to predict specific wafer map signatures using Wafer Acceptance Test (WAT). WAT is a measurement test performed at multiple locations to identify poorly manufactured wafers. However, therewere instances wherewafers passed every measurement test but were found to have low yield. The proposed framework will be tested on real manufacturing data to demonstrate the viability of predicting wafer map signatures.
引用
收藏
页码:136 / 144
页数:9
相关论文
共 50 条
  • [31] Wafer Bin Map Recognition With Autoencoder-Based Data Augmentation in Semiconductor Assembly Process
    Shen, Po-Cheng
    Lee, Chia-Yen
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2022, 35 (02) : 198 - 209
  • [32] Wafer fault detection and key step identification for semiconductor manufacturing using principal component analysis, AdaBoost and decision tree
    Fan, Shu-Kai S.
    Lin, Shou-Chih
    Tsai, Pei-Fang
    JOURNAL OF INDUSTRIAL AND PRODUCTION ENGINEERING, 2016, 33 (03) : 151 - 168
  • [33] Clustering Wafer Defect Patterns Within the Semiconductor Industry Based on Wafer Maps, Using an Agile Unsupervised Deep Learning Approach
    Weber, C.
    Tripuramallu, A.
    Czerner, P.
    Fathi, M.
    2021 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2021, : 1913 - 1918
  • [34] A Momentum Contrastive Learning Framework for Low-Data Wafer Defect Classification in Semiconductor Manufacturing
    Wang, Yi
    Ni, Dong
    Huang, Zhenyu
    APPLIED SCIENCES-BASEL, 2023, 13 (10):
  • [35] A Data Driven Cycle Time Prediction With Feature Selection in a Semiconductor Wafer Fabrication System
    Wang, Junliang
    Zhang, Jie
    Wang, Xiaoxi
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2018, 31 (01) : 173 - 182
  • [36] Stacked convolutional sparse denoising auto-encoder for identification of defect patterns in semiconductor wafer map
    Yu, Jianbo
    Zheng, Xiaoyun
    Liu, Jiatong
    COMPUTERS IN INDUSTRY, 2019, 109 : 121 - 133
  • [37] Die-to-die Inspection of Semiconductor Wafer using Bayesian Twin Network
    Choi E.
    Kim J.
    IEIE Transactions on Smart Processing and Computing, 2021, 10 (05) : 382 - 389
  • [38] Cycle time prediction method for semiconductor wafer fabrication facility based on multi-layer data analysis framework
    Tang J.
    Li L.
    Jisuanji Jicheng Zhizao Xitong/Computer Integrated Manufacturing Systems, CIMS, 2019, 25 (05): : 1086 - 1092
  • [39] Scheduling of Single-Arm Multi-cluster Tools With Wafer Residency Time Constraints in Semiconductor Manufacturing
    Zhu, QingHua
    Wu, NaiQi
    Qiao, Yan
    Zhou, MengChu
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2015, 28 (01) : 117 - 125
  • [40] An Improved Fault Transfer Table based Fault Modeling Method in Etch Process of Semiconductor Wafer Manufacturing System
    Song, JianHai
    Yang, JunGang
    Zhang, Jie
    ADVANCED RESEARCH ON APPLIED MECHANICS AND MANUFACTURING SYSTEM, 2013, 252 : 422 - +