Prediction of Wafer Map Categories Using Wafer Acceptance Test Parameters in Semiconductor Manufacturing

被引:1
|
作者
Lim, Martin Ying Song [1 ,2 ]
Sharma, Anurag [2 ]
Chin, Cheng Siong [2 ]
Yip, Tommy Chun Ming [1 ]
Ong, Jonathan Yoong Seang [1 ]
机构
[1] Globalfoundries, Singapore 738406, Singapore
[2] NewRIIS, Singapore 609607, Singapore
来源
ARTIFICIAL INTELLIGENCE APPLICATIONS AND INNOVATIONS, AIAI 2022, PART II | 2022年 / 647卷
关键词
Semiconductor manufacturing; Machine learning; Wafer Acceptance Test;
D O I
10.1007/978-3-031-08337-2_12
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The semiconductor industry is always looking for new solutions to maximize yield. Recently, the focus has been on utilizing the manufacturing data to help improve operational efficiency and early detection. This paper proposes a framework to find the best combination of machine learning models and data-balancing methods to predict specific wafer map signatures using Wafer Acceptance Test (WAT). WAT is a measurement test performed at multiple locations to identify poorly manufactured wafers. However, therewere instances wherewafers passed every measurement test but were found to have low yield. The proposed framework will be tested on real manufacturing data to demonstrate the viability of predicting wafer map signatures.
引用
收藏
页码:136 / 144
页数:9
相关论文
共 50 条
  • [21] Joint modeling of classification and regression for improving faulty wafer detection in semiconductor manufacturing
    Kang, Seokho
    JOURNAL OF INTELLIGENT MANUFACTURING, 2020, 31 (02) : 319 - 326
  • [22] A system for online detection and classification of wafer bin map defect patterns for manufacturing intelligence
    Chien, Chen-Fu
    Hsu, Shao-Chung
    Chen, Ying-Jen
    INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2013, 51 (08) : 2324 - 2338
  • [23] Wafer yield prediction using derived spatial variables
    Dong, Hang
    Chen, Nan
    Wang, Kaibo
    QUALITY AND RELIABILITY ENGINEERING INTERNATIONAL, 2017, 33 (08) : 2327 - 2342
  • [24] Machine learning-based novelty detection for faulty wafer detection in semiconductor manufacturing
    Kim, Dongil
    Kang, Pilsung
    Cho, Sungzoon
    Lee, Hyoung-joo
    Doh, Seungyong
    EXPERT SYSTEMS WITH APPLICATIONS, 2012, 39 (04) : 4075 - 4083
  • [25] Wafer-Level Die Re-Test Success Prediction Using Machine Learning
    Selg, Hardi
    Jenihhin, Maksim
    Ellervee, Peeter
    21ST IEEE LATIN-AMERICAN TEST SYMPOSIUM (LATS 2020), 2020,
  • [26] Review of Evolution and Rising Significance of Wafer-Level Electroplating Equipment in Semiconductor Manufacturing
    Jiang, Tao
    Hu, Huiyong
    ELECTRONICS, 2025, 14 (05):
  • [27] Wafer Edge Yield Prediction Using a Combined Long Short-Term Memory and Feed- Forward Neural Network Model for Semiconductor Manufacturing
    Kim, Dasol
    Kim, Mintae
    Kim, Wooju
    IEEE ACCESS, 2020, 8 : 215125 - 215132
  • [28] Unsupervised spatial pattern classification of electrical-wafer-sorting maps in semiconductor manufacturing
    Di Palma, F
    De Nicolao, G
    Miraglia, G
    Pasquinetti, E
    Piccinini, F
    PATTERN RECOGNITION LETTERS, 2005, 26 (12) : 1857 - 1865
  • [29] Wafer Acceptance Test Key Parameter Identification Based on Hybrid Feature Selection Method
    Lyu Y.
    Xu H.
    Zheng C.
    Zhang J.
    Zheng P.
    Zhongguo Jixie Gongcheng/China Mechanical Engineering, 2020, 31 (16): : 1978 - 1984and1997
  • [30] A Deep Convolutional Neural Network-Based Multi-Class Image Classification for Automatic Wafer Map Failure Recognition in Semiconductor Manufacturing
    Zheng, Huilin
    Sherazi, Syed Waseem Abbas
    Son, Sang Hyeok
    Lee, Jong Yun
    APPLIED SCIENCES-BASEL, 2021, 11 (20):