Prediction of Wafer Map Categories Using Wafer Acceptance Test Parameters in Semiconductor Manufacturing

被引:1
|
作者
Lim, Martin Ying Song [1 ,2 ]
Sharma, Anurag [2 ]
Chin, Cheng Siong [2 ]
Yip, Tommy Chun Ming [1 ]
Ong, Jonathan Yoong Seang [1 ]
机构
[1] Globalfoundries, Singapore 738406, Singapore
[2] NewRIIS, Singapore 609607, Singapore
来源
ARTIFICIAL INTELLIGENCE APPLICATIONS AND INNOVATIONS, AIAI 2022, PART II | 2022年 / 647卷
关键词
Semiconductor manufacturing; Machine learning; Wafer Acceptance Test;
D O I
10.1007/978-3-031-08337-2_12
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The semiconductor industry is always looking for new solutions to maximize yield. Recently, the focus has been on utilizing the manufacturing data to help improve operational efficiency and early detection. This paper proposes a framework to find the best combination of machine learning models and data-balancing methods to predict specific wafer map signatures using Wafer Acceptance Test (WAT). WAT is a measurement test performed at multiple locations to identify poorly manufactured wafers. However, therewere instances wherewafers passed every measurement test but were found to have low yield. The proposed framework will be tested on real manufacturing data to demonstrate the viability of predicting wafer map signatures.
引用
收藏
页码:136 / 144
页数:9
相关论文
共 50 条
  • [1] Hybrid Feature Selection for Wafer Acceptance Test Parameters in Semiconductor Manufacturing
    Xu, Hongwei
    Zhang, Jie
    Lv, Youlong
    Zheng, Peng
    IEEE ACCESS, 2020, 8 : 17320 - 17330
  • [2] A Machine Learning-based Approach for Failure Prediction at Cell Level based on Wafer Acceptance Test Parameters
    Chen, Xiang
    Zhao, Yi
    Lu, Hongliang
    Shao, Xiaoqiang
    Chen, Cheng
    Huang, Yu
    2021 IEEE MICROELECTRONICS DESIGN & TEST SYMPOSIUM (MDTS), 2021,
  • [3] Semiconductor Manufacturing Final Test Yield Optimization and Wafer Acceptance Test Parameter Inverse Design Using Multi-Objective Optimization Algorithms
    Jiang, Dan
    Lin, Weihua
    Raghavan, Nagarajan
    IEEE ACCESS, 2021, 9 (09): : 137655 - 137666
  • [4] An Improved XGBoost Prediction Model for Multi-Batch Wafer Yield in Semiconductor Manufacturing
    Xu, Hong-Wei
    Qin, Wei
    Sun, Yan-Ning
    IFAC PAPERSONLINE, 2022, 55 (10): : 2162 - 2166
  • [5] Accurate and Fast On-Wafer Test Circuitry for Device Array Characterization in Wafer Acceptance Test
    Hong, Hao-Chiao
    Lin, Long-Yi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (09) : 3467 - 3479
  • [6] Improving wafer handling performance in semiconductor manufacturing
    Chen, Heping
    Cheng, Hongtai
    Mooring, Ben
    INDUSTRIAL ROBOT-AN INTERNATIONAL JOURNAL, 2013, 40 (05) : 425 - 432
  • [7] An intelligent system for wafer bin map defect diagnosis: An empirical study for semiconductor manufacturing
    Liu, Chiao-Wen
    Chien, Chen-Fu
    ENGINEERING APPLICATIONS OF ARTIFICIAL INTELLIGENCE, 2013, 26 (5-6) : 1479 - 1486
  • [8] A resource portfolio planning methodology for semiconductor wafer manufacturing
    Chou, YC
    You, RC
    INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2001, 18 (01) : 12 - 19
  • [9] A Wafer Map Yield Prediction Based on Machine Learning for Productivity Enhancement
    Jang, Sung-Ju
    Kim, Jong-Seong
    Kim, Tae-Woo
    Lee, Hyun-Jin
    Ko, Seungbum
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2019, 32 (04) : 400 - 407
  • [10] Effect of Irrelevant Variables on Faulty Wafer Detection in Semiconductor Manufacturing
    Kim, Dongil
    Kang, Seokho
    ENERGIES, 2019, 12 (13)