Multi-die Integration Using Advanced Packaging Technologies

被引:19
作者
Lee, Hyung-Jin [1 ]
Mahajan, Ravi [2 ]
Sheikh, Farhana [3 ,4 ]
Nagisetty, Ramune [1 ]
Deo, Manish [3 ,4 ]
机构
[1] Intel Corp, Technol Dev, Hillsboro, OR 97124 USA
[2] Intel Corp, Assembly & Test Technol Dev, Chandler, AZ 85226 USA
[3] Intel Corp, Programmable Solut Grp, Hillsboro, OR USA
[4] Intel Corp, Programmable Solut Grp, San Jose, CA USA
来源
2020 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) | 2020年
关键词
D O I
10.1109/cicc48029.2020.9075901
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a review of 2-D and 3-D multi-die integration technologies and focuses on on-package multi-die co-integration to create new types of system platforms. These dice may or may not be implemented in the same technology process. The paper first presents the challenges of process scaling and coexistence of logic, IO, and RF, and discusses new system/platform requirements from emerging applications. Following the motivation, a review of multi-die integration technologies with a focus on-package 2-D and 3-D multi-die integration and process enhancements for its support is provided. Finally, we present three new multi-die platforms which embody recent innovations in system platform integration to create new FPGA and CPU architectures which can be used to efficiently implement AI, HPC, and machine learning algorithms.
引用
收藏
页数:7
相关论文
共 20 条
[1]  
Chau R, 2019, INT EL DEVICES MEET, DOI 10.1109/IEDM19573.2019.8993462
[2]  
Cutress I., HOT CHIPS 31 LIVE BL
[3]  
Golonzka O, 2019, S VLSI TECH, pT230, DOI [10.23919/vlsit.2019.8776570, 10.23919/VLSIT.2019.8776570]
[4]  
Golonzka O, 2018, INT EL DEVICES MEET
[5]  
Gomes W., 2018, 2020 INT SOL STAT CI
[6]  
Greenhill D., 2017, 2017 INT SOL STAT CI
[7]  
IEEE, IEEE ELECT PACKAGING, V2019
[8]   Foveros: 3D Integration and the use of Face-to-Face Chip Stacking for Logic Devices [J].
Ingerly, D. B. ;
Amin, S. ;
Aryasomayajula, L. ;
Balankutty, A. ;
Borst, D. ;
Chandra, A. ;
Cheemalapati, K. ;
Cook, C. S. ;
Criss, R. ;
Enamul, K. ;
Gomes, W. ;
Jones, D. ;
Kolluru, K. C. ;
Kandas, A. ;
Kim, G. -S. ;
Ma, H. ;
Pantuso, D. ;
Petersburg, C. F. ;
Phen-Givoni, M. ;
Pillai, A. M. ;
Sairam, A. ;
Shekhar, P. ;
Sinha, P. ;
Stover, P. ;
Telang, A. ;
Zell, Z. .
2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
[9]  
Karnik T, 2018, ISSCC DIG TECH PAP I, P46, DOI 10.1109/ISSCC.2018.8310176
[10]   Edge Intelligence-On the Challenging Road to a Trillion Smart Connected IoT Devices Moving Artificial Intelligence from the Cloud Down to the Edge [J].
Keshavarzi, Ali ;
van den Hoek, Wilbert .
IEEE DESIGN & TEST, 2019, 36 (02) :41-64