共 20 条
[1]
Chau R, 2019, INT EL DEVICES MEET, DOI 10.1109/IEDM19573.2019.8993462
[2]
Cutress I., HOT CHIPS 31 LIVE BL
[3]
Golonzka O, 2019, S VLSI TECH, pT230, DOI [10.23919/vlsit.2019.8776570, 10.23919/VLSIT.2019.8776570]
[4]
Golonzka O, 2018, INT EL DEVICES MEET
[5]
Gomes W., 2018, 2020 INT SOL STAT CI
[6]
Greenhill D., 2017, 2017 INT SOL STAT CI
[7]
IEEE, IEEE ELECT PACKAGING, V2019
[8]
Foveros: 3D Integration and the use of Face-to-Face Chip Stacking for Logic Devices
[J].
2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM),
2019,
[9]
Karnik T, 2018, ISSCC DIG TECH PAP I, P46, DOI 10.1109/ISSCC.2018.8310176