Performance Improved Multilevel Inverter with Selective Harmonic Elimination

被引：1
作者：
Mamatha, P. [1 ]
Venkatesh, Challa [1 ]
机构：
[1] Kakatiya Inst Technol & Sci, Dept Elect & Elect Engn, Warangal, Telangana, India
来源：
2017 INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, ELECTRONICS AND COMPUTING TECHNOLOGIES (ICRTEECT) | 2017年
关键词：
Multilevel inverter; Selective Harmonic Elimination (SHE); Total harmonic distortion (THD); CONVERTERS; TOPOLOGY; DRIVES; MODULATION; SWITCHES;
D O I：
10.1109/ICRTEECT.2017.24
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Various topologies of multilevel inverters have been proposed as a potential replacement for cascaded multilevel inverters in high-voltage, high-power applications as they can be extended to any number of voltage levels without introducing much more complexity to the control system. This paper discussed in detail about the application of selective harmonic elimination pulse-width modulation (SHE-PWM) technique for thirteen-level cascaded submultilevel inverters. The switching angles are computed so as to eliminate the predominant low harmonic orders from inverter output voltage such that the total harmonic distortion (THD) is a minimum. The modulation method presented is confirmed by MATLAB/Simulink software and the simulation results are discussed.
引用
收藏
页码：133 / 138
页数：6
相关论文
共 50 条
[21]   Reconfigurable Selective Harmonic Elimination Technique for Wide Range Operations in Asymmetric Cascaded Multilevel Inverter [J].
Kavitha, R. ;
Thottungal, Rani .
JOURNAL OF POWER ELECTRONICS, 2018, 18 (04) :1037-1050
[22]   Multilevel selective harmonic elimination PWM technique in the nine level voltage inverter [J].
Khoukha, Imarazene ;
Hachemi, Chekireb ;
El Madjid, Berkouk .
2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, :387-+
[23]   GA Based Selective Harmonic Elimination for Multilevel Inverter with Reduced Number of Switches [J].
Karaca, Hulusi ;
Bektas, Enes .
WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2015, VOL I, 2015, :204-209
[24]   Multi Carrier PWM and Selective Harmonic Elimination technique for Cascade Multilevel Inverter [J].
Gupta, Hemant ;
Yadav, Arvind ;
Maurya, Sanjay .
PROCEEDINGS OF THE 2016 IEEE 2ND INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL & ELECTRONICS, INFORMATION, COMMUNICATION & BIO INFORMATICS (IEEE AEEICB-2016), 2016, :98-102
[25]   A high efficiency Selective Harmonic Elimination technique for multilevel converters [J].
Cimoroni, Maria Gabriella ;
Tinari, Mario ;
Buccella, Concettina ;
Cecati, Carlo .
2018 INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS, ELECTRICAL DRIVES, AUTOMATION AND MOTION (SPEEDAM), 2018, :673-677
[26]   Harmonic Elimination in Multilevel Inverter Using TLBO Algorithm for Marine Propulsion System [J].
Muralidharan, Srinivasan ;
Gnanavadivel, Jothimani ;
Muhaidheen, Mohammed Yousuf Shifli ;
Menaka, Srinivasan .
MARINE TECHNOLOGY SOCIETY JOURNAL, 2021, 55 (02) :117-126
[27]   Selective harmonic elimination (SHE) based 3-phase multilevel voltage source inverter (VSI) for standalone applications [J].
Ibrahim Haruna Shanono ;
Nor Rul Hasma Abdullah ;
Hamdan Daniyal ;
Aisha Muhammad .
SN Applied Sciences, 2019, 1
[28]   Selective harmonic elimination (SHE) based 3-phase multilevel voltage source inverter (VSI) for standalone applications [J].
Shanono, Ibrahim Haruna ;
Abdullah, Nor Rul Hasma ;
Daniyal, Hamdan ;
Muhammad, Aisha .
SN APPLIED SCIENCES, 2019, 1 (12)
[29]   SELECTIVE HARMONIC ELIMINATION IN A CONVENTIONAL INVERTER [J].
Ghosh, Gautam ;
Das, Saswata ;
Banerjee, Sayan ;
Kundu, Dibyojyoti ;
Das, Shibaji ;
Sen, Sabyasachi .
2017 8TH ANNUAL INDUSTRIAL AUTOMATION AND ELECTROMECHANICAL ENGINEERING CONFERENCE (IEMECON), 2017, :324-327
[30]   Firefly Assisted Genetic Algorithm for Selective Harmonic Elimination in PV Interfacing Reduced Switch Multilevel Inverter [J].
Sen, Priyanka ;
Bana, Prabhat Ranjan ;
Panda, Kaibalya Prasad .
INTERNATIONAL JOURNAL OF RENEWABLE ENERGY RESEARCH, 2019, 9 (01) :32-43
12345