Performance Improved Multilevel Inverter with Selective Harmonic Elimination

被引：1
|
作者：
Mamatha, P. [1 ]
Venkatesh, Challa [1 ]
机构：
[1] Kakatiya Inst Technol & Sci, Dept Elect & Elect Engn, Warangal, Telangana, India
来源：
2017 INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, ELECTRONICS AND COMPUTING TECHNOLOGIES (ICRTEECT) | 2017年
关键词：
Multilevel inverter; Selective Harmonic Elimination (SHE); Total harmonic distortion (THD); CONVERTERS; TOPOLOGY; DRIVES; MODULATION; SWITCHES;
D O I：
10.1109/ICRTEECT.2017.24
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Various topologies of multilevel inverters have been proposed as a potential replacement for cascaded multilevel inverters in high-voltage, high-power applications as they can be extended to any number of voltage levels without introducing much more complexity to the control system. This paper discussed in detail about the application of selective harmonic elimination pulse-width modulation (SHE-PWM) technique for thirteen-level cascaded submultilevel inverters. The switching angles are computed so as to eliminate the predominant low harmonic orders from inverter output voltage such that the total harmonic distortion (THD) is a minimum. The modulation method presented is confirmed by MATLAB/Simulink software and the simulation results are discussed.
引用
收藏
页码：133 / 138
页数：6
相关论文
共 50 条
  • [1] Selective Harmonic Elimination in a Seven Level Cascaded Multilevel Inverter Based on Graphical Analysis
    Buccella, Concettina
    Cimoroni, Maria Gabriella
    Latafat, Hamed
    Graditi, Giorgio
    Yang, Rongfeng
    PROCEEDINGS OF THE IECON 2016 - 42ND ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2016, : 2563 - 2568
  • [2] Swarm Optimization based Harmonic Elimination in Improved H-bridge Multilevel Inverter
    Panda, Kaibalya Prasad
    Rout, Sreyasee
    PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2017), 2017, : 189 - 194
  • [3] Harmonic Elimination in a Five Level Multilevel Inverter
    Prajapati, Pratik
    Jayaraman, Meenakshi
    Sreedevi, V. T.
    2016 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2016,
  • [4] Real-Time Solution and Implementation of Selective Harmonic Elimination of Seven-Level Multilevel Inverter
    Ahmed, Mahrous
    Sheir, Ahmed
    Orabi, Mohamed
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2017, 5 (04) : 1700 - 1709
  • [5] Selective Harmonic Elimination of Cascaded Multilevel Inverter using BAT algorithm
    Ganesan, K.
    Barathi, K.
    Chandrasekar, P.
    Balaji, D.
    SMART GRID TECHNOLOGIES (ICSGT- 2015), 2015, 21 : 651 - 657
  • [6] An Initial Solution Based Selective Harmonic Elimination Method for Multilevel Inverter
    Kala P.
    Sharma A.
    Jately V.
    Joshi J.
    Yang Y.
    CPSS Transactions on Power Electronics and Applications, 2024, 9 (01): : 63 - 78
  • [7] Unified Selective Harmonic Elimination for Cascaded H-Bridge Asymmetric Multilevel Inverter
    Yang, Kehu
    Lan, Xinfu
    Zhang, Qi
    Tang, Xin
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2018, 6 (04) : 2138 - 2146
  • [8] A Novel Multilevel Inverter Topology With Selective Harmonic Elimination Technique
    Rai, Manuj
    Tripathi, Ramesh Kumar
    2014 INTERNATIONAL CONFERENCE ON POWER, CONTROL AND EMBEDDED SYSTEMS (ICPCES), 2014,
  • [9] A new strategy in selective harmonic elimination for a photovoltaic multilevel inverter
    Mohammadalizadeh, Soroush
    Ghayeni, Mohsen
    2016 4TH IRANIAN CONFERENCE ON RENEWABLE ENERGY & DISTRIBUTED GENERATION (ICREDG), 2016, : 50 - 55
  • [10] Development of an Enhanced Selective Harmonic Elimination for a Single-Phase Multilevel Inverter with Staircase Modulation
    Govind, S.
    Chappa, Anilkumar
    Rao, K. Dhananjay
    Dawn, Subhojit
    Ustun, Taha Selim
    ELECTRONICS, 2022, 11 (23)
12345