Independently-Controlled-Gate FinFET Schmitt Trigger Sub-Threshold SRAMs

被引:31
作者
Hsieh, Chien-Yu [1 ]
Fan, Ming-Long [1 ]
Hu, Vita Pi-Ho [1 ]
Su, Pin [1 ]
Chuang, Ching-Te [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
关键词
FinFET; low power SRAM; Schmitt Trigger; static noise margin; sub-threshold SRAM; STABILITY; IMPACT;
D O I
10.1109/TVLSI.2011.2156435
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this work, we propose three novel independently-controlled-gate Schmitt Trigger (IG_ST) FinFET SRAM cells for sub-threshold operation. The proposed IG_ST 8 T SRAM cells utilize split-gate FinFET devices with the front-gate devices serving as the stacking devices, and the back-gate devices serving as the intermediate node conditioning devices to provide built-in feedback mechanism for Schmitt Trigger action, thus reducing the cell transistor count/area and achieving improved static noise margin (SNM) and better tolerance to process variation and random variations. 3-D mixed-mode simulations are used to evaluate the Read static noise margin (RSNM), Write static noise margin (WSNM), hold static noise margin (HSNM), and Standby leakage of proposed cells, and results are compared with the standard 6 T cells and previously reported 10 T Schmitt Trigger sub-threshold SRAM cells. Compared with the conventional tied-gate 6 T cell, the proposed IG_ST SRAM cells demonstrate 1.81X and 2.11X higher nominal RSNM at V-CS = 0.4 and 0.15 V, respectively. The cell layouts and areas are assessed based on scaled ground rules from 32 nm node, and the density advantage over previously reported 10 T Schmitt Trigger sub-threshold SRAM cells are illustrated. The cell AC performance (Read access time, Write time, and Read access time versus the number of cells per bit-line considering worst-case data pattern for bit-line leakage) and temperature dependence are evaluated, and shown to be adequate for the intended sub-threshold applications. Compared with previously reported 10 T Schmitt Trigger sub-threshold SRAM cells, the proposed cells exhibit comparable or better RSNM, higher density, and lower Standby leakage current. 3-D mixed-mode Monte Carlo simulations are performed to investigate the impacts of process variations (L-eff, EOT, W-fin, and H-fin) and random variations (Gate LER and Fin LER) on RSNM, WSNM, and HSNM. Our results indicate that even at the worst corner, two of the proposed cells can provide sufficient margin of mu/sigma ratio.
引用
收藏
页码:1201 / 1210
页数:10
相关论文
共 22 条
[1]   Impact of LER and random dopant fluctuations on FinFET matching performance [J].
Baravelli, Ernanuele ;
Jurczak, Malgorzata ;
Speciale, Nicolo ;
De Meyer, Kristin ;
Dixit, Abhisek .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2008, 7 (03) :291-298
[2]   Impact of line-edge roughness on FinFET matching performance [J].
Baravelli, Ernanuele ;
Dixit, Abhisek ;
Rooyackers, Rita ;
Jurczak, Malgorzata ;
Speciale, Nicolo ;
De Meyer, Kristin .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) :2466-2474
[3]   Layout options for stability tuning of SRAM cells in Multi-Gate-FET technologies [J].
Bauer, F. ;
von Arnim, K. ;
Pacha, C. ;
Schulz, T. ;
Fulde, M. ;
Nackaerts, A. ;
Jurczak, M. ;
Xiong, W. ;
San, K. T. ;
Cleavelin, C. -R. ;
Schruefer, K. ;
Georgakos, G. ;
Schmitt-Landsiedel, D. .
ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, :392-+
[4]  
CALHOUN BH, 2006, IEEE INT SOL STAT CI, P2592
[5]  
Chen X., 2008, 2008 Symposium on VLSI Technology, P88, DOI 10.1109/VLSIT.2008.4588573
[6]   Investigation of Cell Stability and Write Ability of FinFET Subthreshold SRAM Using Analytical SNM Model [J].
Fan, Ming-Long ;
Wu, Yu-Sheng ;
Hu, Vita Pi-Ho ;
Su, Pin ;
Chuang, Ching-Te .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (06) :1375-1381
[7]   Nanometer device scaling in subthreshold logic and SRAM [J].
Hanson, Scott ;
Seok, Mingoo ;
Sylvester, Dennis ;
Blaauw, David .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (01) :175-185
[8]  
Kim JJ, 2004, IEEE T ELECTRON DEV, V51, P1468, DOI [10.1109/TED.2004.833965, 10.1109/ted.2004.833965]
[9]  
Kulkarni JP, 2008, DES AUT CON, P108
[10]   A 160 mV robust Schmitt trigger based subthreshold SRAM [J].
Kulkarni, Jaydeep P. ;
Kim, Keejong ;
Roy, Kaushik .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (10) :2303-2313