Interconnect capacitance characterization using charge-injection-induced error-free (CIEF) charge-based capacitance measurement (CBCM)

被引:13
作者
Chang, YW [1 ]
Chang, HW
Lu, TC
King, YC
Ting, WC
Ku, YHJ
Lu, CY
机构
[1] Macron Int Co Ltd, Hsinchu 300, Taiwan
[2] Natl Tsing Hua Univ, Inst Elect Engn, Hsinchu 300, Taiwan
关键词
capacitance measurement; charge-based capacitance measurement (CBCM); charge injection; interconnect capacitance;
D O I
10.1109/TSM.2005.863228
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this work, we describe a novel operation of charge-injection-induced error-free charge-based capacitance measurement (CIEF CBCM) method. This method has the Simplest test structure among various CBCM methods by using only one N/PMOS pair. CIEF CBCM has the advantage of being free from charge-injection-induced errors and of efficient layout area usage. It is very suitable for industrial applications for large amounts of accurate capacitance characterizations with a limited layout area. Besides, CIEF CBCM is also implemented for investigating the impact of floating dummy metal fills on interconnect capacitance directly from silicon data.
引用
收藏
页码:50 / 56
页数:7
相关论文
共 13 条
[1]  
*AV CORP, RAPH REF MAN
[2]   A novel simple CBCM method free from charge injection-induced errors [J].
Chang, YW ;
Chang, HW ;
Hsieh, CH ;
Lai, HC ;
Lu, TC ;
Ting, WC ;
Ku, J ;
Lu, CY .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) :262-264
[3]  
CHANG YW, P ICMTS 2005, P235
[4]  
CHEN JC, P IEDM 1996
[5]  
FROMENT B, 1999, P IEDM 1999
[6]   Filling algorithms and analyses for layout density control [J].
Kahng, AB ;
Robins, G ;
Singh, A ;
Zelikovsky, A .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (04) :445-462
[7]   Test structure measuring inter- and intralayer coupling capacitance of interconnection with subfemtofarad resolution [J].
Kunikiyo, T ;
Watanabe, T ;
Kanamoto, T ;
Asazato, H ;
Shirota, M ;
Eikyu, K ;
Ajioka, Y ;
Makino, H ;
Ishikawa, K ;
Iwade, S ;
Inoue, Y .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (05) :726-735
[8]  
Lee WS, 2003, 4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P373
[9]  
Lin XW, 1998, SOLID STATE TECHNOL, V41, P63
[10]   Characterization and modeling of oxide chemical-mechanical polishing using planarization length and pattern density concepts [J].
Ouma, DO ;
Boning, DS ;
Chung, JE ;
Easter, WG ;
Saxena, V ;
Misra, S ;
Crevasse, A .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2002, 15 (02) :232-244