The Software Library used in Teaching of Multiple-Valued Logic and Logic Function

被引:0
|
作者
Rusnak, Patrik [1 ]
Rabcan, Jan [1 ]
机构
[1] Univ Zilina, Zilina, Slovakia
来源
2017 15TH IEEE INTERNATIONAL CONFERENCE ON EMERGING ELEARNING TECHNOLOGIES AND APPLICATIONS (ICETA 2017) | 2017年
关键词
software library; multiple-valued logic; logic function; direct partial logic derivative;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multiple-valued logic (MVL) is used in various fields of knowledge such as logic, philosophy, logic circuits design, reliability engineering or artificial intelligence. MVL is generalization of well-known binary logic and unlike binary logic MVL allows operating with a larger number of truth degrees and provides numerous tools for problem formalizing and solving. In order to describe relationships between inputs and the result of certain phenomena in the MVL a mapping of n multi-valued inputs into m-valued output called MVL-function is needed. The MVL-function can be used for example in electrical engineering, computer engineering, logic or reliability engineering. MVL-function is a fundamental element of MVL. Therefore a software library for working with MVL and MVL-functions is needed for implementation of numerous applied problems. The software implementation of demanding process such as symbolic calculations with MVL-functions is hard. New software library for working with MVL and logic functions is introduced in this paper. This software library is programmed in C++ for fast and efficient performance. It can be used for helping student with symbolic calculations of MVL-function or as a support library for complex programs, which need to work with logic function.
引用
收藏
页码:397 / 403
页数:7
相关论文
共 50 条
  • [41] A local search based learning method for multiple-valued logic networks
    Cao, QP
    Tang, Z
    Wang, RL
    Wang, XG
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (07) : 1876 - 1884
  • [42] Quaternary voltage-mode CMOS circuits for multiple-valued logic
    Thoidis, I
    Soudris, D
    Karafyllidis, I
    Christoforidis, S
    Thanailakis, A
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (02): : 71 - 77
  • [43] Knowledge Discovery from Decision Tables by the Use of Multiple-Valued Logic
    K.J. Adams
    D.A. Bell
    L.P. Maguire
    J. McGregor
    Artificial Intelligence Review, 2003, 19 : 153 - 176
  • [44] LSI IMPLEMENTATION AND SAFETY VERIFICATION OF WINDOW COMPARATOR USED IN FAIL-SAFE MULTIPLE-VALUED LOGIC OPERATIONS
    KATO, M
    SAKAI, M
    JINKAWA, K
    FUTSUHARA, K
    MUKAIDONO, M
    IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (03) : 419 - 427
  • [45] CIRCUIT TESTABLE DESIGN AND UNIVERSAL TEST SETS FOR MULTIPLE-VALUED LOGIC FUNCTIONS
    Pan Zhongliang (School of Physics and Telecommunication Engineering
    Journal of Electronics(China), 2007, (01) : 138 - 144
  • [46] A single-electron-transistor logic gate family for binary, multiple-valued and mixed-mode logic
    Degawa, K
    Aoki, T
    Higuchi, T
    Inokawa, H
    Takahashi, Y
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (11): : 1827 - 1836
  • [47] NEURON MOS VOLTAGE-MODE CIRCUIT TECHNOLOGY FOR MULTIPLE-VALUED LOGIC
    SHIBATA, T
    OHMI, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (03) : 347 - 356
  • [48] A Chaotic Dynamic Local Search Method for Learning Multiple-Valued Logic Networks
    Gao Shangce
    Zhang Jianchen
    Tang Zheng
    Cao Qiping
    JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2009, 15 (5-6) : 433 - 449
  • [49] A stochastic dynamic local search method for learning multiple-valued logic networks
    Cao, Qiping
    Gao, Shangce
    Zhang, Jianchen
    Tang, Zhen
    Kimura, Haruhiko
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2007, E90A (05) : 1085 - 1092
  • [50] A Multiple-Valued Logic for Implementing a Random Oracle and the Position-Based Cryptography
    Alexey Yu. Bykovsky
    Journal of Russian Laser Research, 2019, 40 : 173 - 183